openwrt/flashrom
1
0
Fork 0
mirror of https://review.coreboot.org/flashrom.git synced 2025-04-27 15:12:36 +02:00
Code Issues Releases Wiki Activity

Drop multiple forwards to man page and add a single one more prominently

Browse Source 
Drop usage information that is already mentioned in the man page.

Corresponding to flashrom svn r827.

Signed-off-by: Stefan Reinauer <stepan@coresystems.de>
Acked-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
This commit is contained in:
Stefan Reinauer 2010-01-03 23:50:28 +00:00 committed by Stefan Reinauer
parent 9678539b79
commit 009c51b062
1 changed files with 2 additions and 31 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

33
README
View File

@ -11,6 +11,8 @@ program flash chips.
It supports a wide range of DIP32, PLCC32, DIP8, SO8/SOIC8, TSOP32, and TSOP40 It supports a wide range of DIP32, PLCC32, DIP8, SO8/SOIC8, TSOP32, and TSOP40
chips, which use various protocols such as LPC, FWH, parallel flash, or SPI. chips, which use various protocols such as LPC, FWH, parallel flash, or SPI.
Please see the flashrom(8) manpage.
Packaging Packaging
--------- ---------
@ -89,37 +91,6 @@ If you have insufficient permissions for the destination directory, use sudo
by adding sudo in front of the commands above. by adding sudo in front of the commands above.
Usage / Options
---------------
Please see the flashrom(8) manpage.
Exit status
-----------
Please see the flashrom(8) manpage.
coreboot Table and Mainboard Identification
--------------------------------------------
Please see the flashrom(8) manpage.
ROM Layout Support
------------------
Please see the flashrom(8) manpage.
Supported Flash Chips / Chipsets / Mainboards
---------------------------------------------
Please check the output of 'flashrom -L' for the list of supported
flash chips, chipsets/southbridges, mainboards, and flash programmers.
Contact Contact
------- -------