openwrt/flashrom
1
0
Fork 0
mirror of https://review.coreboot.org/flashrom.git synced 2025-04-26 14:42:36 +02:00
Code Issues Releases Wiki Activity

sbxxx: spibar[0] debug print refinements

Browse Source 
Newer models support a 66 MHz clock and fast reads.
We should probably distinguish the models better (as we do in ichspi)
and add support for frequency selection etc. For now this has to
suffice.

Corresponding to flashrom svn r1678.

Signed-off-by: Stefan Tauner <stefan.tauner@alumni.tuwien.ac.at>
Acked-by: Stefan Tauner <stefan.tauner@alumni.tuwien.ac.at>
This commit is contained in:
Stefan Tauner 2013-06-16 10:30:08 +00:00
parent b13d4e6992
commit 0466c819e2
2 changed files with 4 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
flash.h
View File

@ -24,6 +24,7 @@
#ifndef __FLASH_H__ #ifndef __FLASH_H__
#define __FLASH_H__ 1 #define __FLASH_H__ 1
#include <inttypes.h>
#include <stdint.h> #include <stdint.h>
#include <stddef.h> #include <stddef.h>
#ifdef _WIN32 #ifdef _WIN32

5
sb600spi.c
View File

@ -211,7 +211,7 @@ int sb600_probe_spi(struct pci_dev *dev)
uint32_t tmp; uint32_t tmp;
uint8_t reg; uint8_t reg;
static const char *const speed_names[4] = { static const char *const speed_names[4] = {
"Reserved", "33", "22", "16.5" "66/reserved", "33", "22", "16.5"
}; };
/* Read SPI_BaseAddr */ /* Read SPI_BaseAddr */
@ -250,9 +250,10 @@ int sb600_probe_spi(struct pci_dev *dev)
* SB700 or later, reads and writes will be corrupted. Abort in this * SB700 or later, reads and writes will be corrupted. Abort in this
* case. Make sure to avoid this check on SB600. * case. Make sure to avoid this check on SB600.
*/ */
msg_pdbg("SpiArbEnable=%i, SpiAccessMacRomEn=%i, " msg_pdbg("(0x%08" PRIx32 ") fastReadEnable=%u, SpiArbEnable=%i, SpiAccessMacRomEn=%i, "
"SpiHostAccessRomEn=%i, ArbWaitCount=%i, " "SpiHostAccessRomEn=%i, ArbWaitCount=%i, "
"SpiBridgeDisable=%i, DropOneClkOnRd=%i\n", "SpiBridgeDisable=%i, DropOneClkOnRd=%i\n",
tmp, (tmp >> 18) & 0x1,
(tmp >> 19) & 0x1, (tmp >> 22) & 0x1, (tmp >> 19) & 0x1, (tmp >> 22) & 0x1,
(tmp >> 23) & 0x1, (tmp >> 24) & 0x7, (tmp >> 23) & 0x1, (tmp >> 24) & 0x7,
(tmp >> 27) & 0x1, (tmp >> 28) & 0x1); (tmp >> 27) & 0x1, (tmp >> 28) & 0x1);