openwrt/flashrom
1
0
Fork 0
mirror of https://review.coreboot.org/flashrom.git synced 2025-09-13 16:51:58 +02:00
Code Issues Releases Wiki Activity

flashchips: Mark MT25QU02G as tested for PREW

Browse Source 
Tested via linux_spi [0].

[0]: https://paste.flashrom.org/view.php?id=3774

Change-Id: Ida2ba300adf18280da325c1cf94a2df32f9163c6
Tested-by: Jacob Zarnstorff <jzarnstorff@xes-inc.com>
Signed-off-by: Vincent Fazio <vfazio@xes-inc.com>
Reviewed-on: https://review.coreboot.org/c/flashrom/+/88985
Reviewed-by: Anastasia Klimchuk <aklm@chromium.org>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Vincent Fazio
2025-08-27 14:37:29 -05:00
committed by Anastasia Klimchuk
parent 9e0a4fe374
commit 09b72c2d56
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
flashchips/micron.c
View File

@@ -167,7 +167,7 @@
/* supports SFDP */ /* supports SFDP */
/* OTP: 64B total; read 0x4B, write 0x42 */ /* OTP: 64B total; read 0x4B, write 0x42 */
.feature_bits = FEATURE_WRSR_WREN | FEATURE_OTP | FEATURE_4BA_WREN, .feature_bits = FEATURE_WRSR_WREN | FEATURE_OTP | FEATURE_4BA_WREN,
.tested = TEST_UNTESTED, .tested = TEST_OK_PREW,
.probe = PROBE_SPI_RDID, .probe = PROBE_SPI_RDID,
.probe_timing = TIMING_ZERO, .probe_timing = TIMING_ZERO,
.block_erasers = .block_erasers =