mirror of
https://review.coreboot.org/flashrom.git
synced 2025-07-02 14:33:18 +02:00
Fix whitespace errors
Change-Id: Ic2d3bb9d8581a0471a8568a130f893b34dddf113 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/25380 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Nico Huber <nico.h@gmx.de>
This commit is contained in:
@ -1117,7 +1117,7 @@ static int enable_flash_cs5530(struct pci_dev *dev, const char *name)
|
||||
|
||||
/*
|
||||
* Geode systems write protect the BIOS via RCONFs (cache settings similar
|
||||
* to MTRRs). To unlock, change MSR 0x1808 top byte to 0x22.
|
||||
* to MTRRs). To unlock, change MSR 0x1808 top byte to 0x22.
|
||||
*
|
||||
* Geode systems also write protect the NOR flash chip itself via MSR_NORF_CTL.
|
||||
* To enable write to NOR Boot flash for the benefit of systems that have such
|
||||
|
Reference in New Issue
Block a user