mirror of
https://review.coreboot.org/flashrom.git
synced 2025-07-02 14:33:18 +02:00
flashchips: Add W25Q128JW_DTR
Port the code from chromeos flashrom BUG=b:144297264 TEST=Tested using W25Q128JWDTR in SPI mode Signed-off-by: Peichao.Wang <peichao.wang@bitland.corp-partner.google.com> Change-Id: Ifc28878b17dc10da2cfd8f82fffbd57adb22799e Reviewed-on: https://review.coreboot.org/c/flashrom/+/36717 Reviewed-by: Edward O'Callaghan <quasisec@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
@ -939,6 +939,7 @@
|
||||
#define WINBOND_NEX_W25Q128_W 0x6018 /* W25Q128FW; W25Q128FV in QPI mode */
|
||||
#define WINBOND_NEX_W25Q128_V_M 0x7018 /* W25Q128JVSM */
|
||||
#define WINBOND_NEX_W25Q256JV_M 0x7019 /* W25Q256JV_M (QE=0) */
|
||||
#define WINBOND_NEX_W25Q128_DTR 0x8018 /* W25Q128JW_DTR */
|
||||
|
||||
#define WINBOND_ID 0xDA /* Winbond */
|
||||
#define WINBOND_W19B160BB 0x49
|
||||
|
Reference in New Issue
Block a user