openwrt/flashrom
1
0
Fork 0
mirror of https://review.coreboot.org/flashrom.git synced 2025-07-01 22:21:16 +02:00
Code Issues Releases Wiki Activity

Tidy up docs before release

Browse Source 
Don't mention coreboot.org without context.

Corresponding to flashrom svn r688.

Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
Acked-by: Uwe Hermann <uwe@hermann-uwe.de>
This commit is contained in:
Carl-Daniel Hailfinger
2009-08-18 23:50:14 +00:00
parent 10572fa08a
commit 1ebf8451a7
2 changed files with 5 additions and 12 deletions
Download Patch File Download Diff File Expand all files Collapse all files

13
README
View File

@ -2,17 +2,14 @@
flashrom README flashrom README
------------------------------------------------------------------------------- -------------------------------------------------------------------------------
flashrom is a utility for reading, writing, verifying and erasing flash ROM flashrom is a utility for detecting, reading, writing, verifying and erasing
chips. It's often used to flash BIOS/EFI/coreboot/firmware images in-system flash chips. It is often used to flash BIOS/EFI/coreboot/firmware images
using a supported mainboard, but it also supports flashing of network in-system using a supported mainboard, but it also supports flashing of network
cards (NICs), SATA controller cards, and other external devices which can cards (NICs), SATA controller cards, and other external devices which can
program flash chips. program flash chips.
It supports a wide range of DIP32, PLCC32, DIP8, SO8/SOIC8, TSOP32, and It supports a wide range of DIP32, PLCC32, DIP8, SO8/SOIC8, TSOP32, and TSOP40
TSOP40 chips, which use various protocols such as LPC, FWH, parallel flash, chips, which use various protocols such as LPC, FWH, parallel flash, or SPI.
or SPI.
(see http://coreboot.org for details on coreboot)
Packaging Packaging

4
flashrom.8
View File

@ -15,10 +15,6 @@ flash chips.
It supports a wide range of DIP32, PLCC32, DIP8, SO8/SOIC8, TSOP32, and It supports a wide range of DIP32, PLCC32, DIP8, SO8/SOIC8, TSOP32, and
TSOP40 chips, which use various protocols such as LPC, FWH, parallel flash, TSOP40 chips, which use various protocols such as LPC, FWH, parallel flash,
or SPI. or SPI.
.PP
(see
.B http://coreboot.org
for details on coreboot)
.SH OPTIONS .SH OPTIONS
Please note that the command line interface for flashrom will change before Please note that the command line interface for flashrom will change before
flashrom 1.0. Do not use flashrom in scripts or other automated tools without flashrom 1.0. Do not use flashrom in scripts or other automated tools without