1
0
mirror of https://review.coreboot.org/flashrom.git synced 2025-04-27 15:12:36 +02:00

chipset_enable.c: Mark Z97 as DEP

Tested on GIGABYTE GA-Z97-HD3.

Signed-off-by: Sophie van Soest <sophie@entropie.rocks>
Change-Id: I73bdd9afefae8e7c013d400e17a15e56d84322f4
Reviewed-on: https://review.coreboot.org/c/flashrom/+/56060
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-by: Michael Niewöhner <foss@mniewoehner.de>
This commit is contained in:
Sophie van Soest 2021-07-04 13:54:26 +02:00 committed by Angel Pons
parent 1bc3c5127f
commit 1f28ac646f

View File

@ -1969,7 +1969,7 @@ const struct penable chipset_enables[] = {
{0x8086, 0x8cc1, B_FS, NT, "Intel", "9 Series", enable_flash_pch9}, {0x8086, 0x8cc1, B_FS, NT, "Intel", "9 Series", enable_flash_pch9},
{0x8086, 0x8cc2, B_FS, NT, "Intel", "9 Series Engineering Sample", enable_flash_pch9}, {0x8086, 0x8cc2, B_FS, NT, "Intel", "9 Series Engineering Sample", enable_flash_pch9},
{0x8086, 0x8cc3, B_FS, NT, "Intel", "9 Series", enable_flash_pch9}, {0x8086, 0x8cc3, B_FS, NT, "Intel", "9 Series", enable_flash_pch9},
{0x8086, 0x8cc4, B_FS, NT, "Intel", "Z97", enable_flash_pch9}, {0x8086, 0x8cc4, B_FS, DEP, "Intel", "Z97", enable_flash_pch9},
{0x8086, 0x8cc6, B_FS, NT, "Intel", "H97", enable_flash_pch9}, {0x8086, 0x8cc6, B_FS, NT, "Intel", "H97", enable_flash_pch9},
{0x8086, 0x8d40, B_FS, NT, "Intel", "C610/X99 (Wellsburg)", enable_flash_pch8_wb}, {0x8086, 0x8d40, B_FS, NT, "Intel", "C610/X99 (Wellsburg)", enable_flash_pch8_wb},
{0x8086, 0x8d41, B_FS, NT, "Intel", "C610/X99 (Wellsburg)", enable_flash_pch8_wb}, {0x8086, 0x8d41, B_FS, NT, "Intel", "C610/X99 (Wellsburg)", enable_flash_pch8_wb},