openwrt/flashrom
1
0
Fork 0
mirror of https://review.coreboot.org/flashrom.git synced 2025-04-27 15:12:36 +02:00
Code Issues Releases Wiki Activity

ft2232_spi: clarify the comment about gpio configuration

Browse Source 
The comment explaining gpio levels might be easily misunderstood when
the reader misses the word `output`. Add an explicit description of
handling of the GPIOL* pins to avoid that and make things even more
clear.

Change-Id: Iaceec889a65ead8cdde917f61b2a9695d440f781
Signed-off-by: Michael Niewöhner <foss@mniewoehner.de>
Reviewed-on: https://review.coreboot.org/c/flashrom/+/57808
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Nico Huber <nico.h@gmx.de>
This commit is contained in:
Michael Niewöhner 2021-09-21 18:03:29 +02:00 committed by Nico Huber
parent aedfb7ebd9
commit 21bf91d93f
1 changed files with 5 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
ft2232_spi.c
View File

@ -89,8 +89,11 @@ static const struct dev_entry devs_ft2232spi[] = {
* "set data bits low byte" MPSSE command that sets the initial
* state and the direction of the I/O pins. `cs_bits` pins default
* to high and will be toggled during SPI transactions. All other
* output pins will be kept low all the time. On exit, all pins
* will be reconfigured as inputs.
* output pins will be kept low all the time. For some programmers,
* some reserved GPIOL* pins are used as outputs. Free GPIOL* pins
* are configured as inputs, while it's possible to use one of them
* as additional CS# signal through the parameter `csgpiol`. On exit,
* all pins will be reconfigured as inputs.
*
* The pin offsets are as follows:
* TCK/SK is bit 0.