mirror of
https://review.coreboot.org/flashrom.git
synced 2025-04-27 23:22:37 +02:00
ichspi: Do not attempt to map physical memory for hwseq
ICH hwseq does not need to actually mmap flash, and this fails for flash chips >16 MB, since only the top 16 MB is mapped into the address space. Test: Read and write flash on ICH hwseq with 32 MB flash chip. Change-Id: Ie698071c3181e988f10b750b0e50c9700efaa1a3 Signed-off-by: Jonathon Hall <jonathon.hall@puri.sm> Reviewed-on: https://review.coreboot.org/c/flashrom/+/68090 Reviewed-by: Edward O'Callaghan <quasisec@chromium.org> Reviewed-by: Felix Singer <felixsinger@posteo.net> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
This commit is contained in:
parent
5afd4aeece
commit
277b3fa670
2
ichspi.c
2
ichspi.c
@ -1794,8 +1794,6 @@ static const struct spi_master spi_master_ich9 = {
|
|||||||
};
|
};
|
||||||
|
|
||||||
static const struct opaque_master opaque_master_ich_hwseq = {
|
static const struct opaque_master opaque_master_ich_hwseq = {
|
||||||
.map_flash_region = physmap,
|
|
||||||
.unmap_flash_region = physunmap,
|
|
||||||
.max_data_read = 64,
|
.max_data_read = 64,
|
||||||
.max_data_write = 64,
|
.max_data_write = 64,
|
||||||
.probe = ich_hwseq_probe,
|
.probe = ich_hwseq_probe,
|
||||||
|
Loading…
x
Reference in New Issue
Block a user