mirror of
https://review.coreboot.org/flashrom.git
synced 2025-04-27 15:12:36 +02:00
IT8716F: Enable writes if decoding of any SPI addresses is enabled
Corresponding to flashrom svn r238 and coreboot v2 svn r3324. Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Acked-by: Peter Stuge <peter@stuge.se>
This commit is contained in:
parent
f43e6428db
commit
337df1d618
@ -93,6 +93,12 @@ static uint16_t find_ite_spi_flash_port(uint16_t port)
|
|||||||
0xFFF80000, 0xFFFEFFFF, (tmp & 1 << 3) ? "en" : "dis");
|
0xFFF80000, 0xFFFEFFFF, (tmp & 1 << 3) ? "en" : "dis");
|
||||||
printf("LPC write to serial flash %sabled\n",
|
printf("LPC write to serial flash %sabled\n",
|
||||||
(tmp & 1 << 4) ? "en" : "dis");
|
(tmp & 1 << 4) ? "en" : "dis");
|
||||||
|
/* If any serial flash segment is enabled, enable writing. */
|
||||||
|
if ((tmp & 0xe) && (!(tmp & 1 << 4))) {
|
||||||
|
printf("Enabling LPC write to serial flash\n");
|
||||||
|
tmp |= 1 << 4;
|
||||||
|
regwrite(port, 0x24, tmp);
|
||||||
|
}
|
||||||
printf("serial flash pin %i\n", (tmp & 1 << 5) ? 87 : 29);
|
printf("serial flash pin %i\n", (tmp & 1 << 5) ? 87 : 29);
|
||||||
/* LDN 0x7, reg 0x64/0x65 */
|
/* LDN 0x7, reg 0x64/0x65 */
|
||||||
regwrite(port, 0x07, 0x7);
|
regwrite(port, 0x07, 0x7);
|
||||||
|
Loading…
x
Reference in New Issue
Block a user