mirror of
https://review.coreboot.org/flashrom.git
synced 2025-07-01 14:11:15 +02:00
Add support for Intel Silvermont: Bay Trail, Rangeley and Avoton
The core of this patch to support Bay Trail originally came from the Chromiumos flashrom repo and was modified by Sage to support the Rangeley/Avoton parts as well. Because that was not complicated enough already Stefan Tauner refactored and refined everything. Bay Trail seems to be the first Atom SoC able to support hwseq. No SPI Programming Guide could be obtained so it is handled similarly to Lynx Point which seems to be its nearest relative. Corresponding to flashrom svn r1844. Signed-off-by: Duncan Laurie <dlaurie@chromium.org> Signed-off-by: Martin Roth <gaumless@gmail.com> Signed-off-by: Stefan Tauner <stefan.tauner@alumni.tuwien.ac.at> Tested-by: Marc Jones <marcj303@gmail.com> Tested-by: Stefan Tauner <stefan.tauner@alumni.tuwien.ac.at> Tested-by: Thomas Reardon <thomas_reardon@hotmail.com> Tested-by: Wen Wang <wen.wang@adiengineering.com> Acked-by: Marc Jones <marcj303@gmail.com> Acked-by: Stefan Tauner <stefan.tauner@alumni.tuwien.ac.at>
This commit is contained in:

committed by
Stefan Tauner

parent
2ba9f6ebe5
commit
4095ed797f
@ -118,6 +118,7 @@ static void usage(char *argv[], char *error)
|
||||
"\t- \"ich8\",\n"
|
||||
"\t- \"ich9\",\n"
|
||||
"\t- \"ich10\",\n"
|
||||
"\t- \"silvermont\" for chipsets from Intel's Silvermont architecture (e.g. Bay Trail),\n"
|
||||
"\t- \"5\" or \"ibex\" for Intel's 5 series chipsets,\n"
|
||||
"\t- \"6\" or \"cougar\" for Intel's 6 series chipsets,\n"
|
||||
"\t- \"7\" or \"panther\" for Intel's 7 series chipsets.\n"
|
||||
@ -202,6 +203,8 @@ int main(int argc, char *argv[])
|
||||
else if ((strcmp(csn, "8") == 0) ||
|
||||
(strcmp(csn, "lynx") == 0))
|
||||
cs = CHIPSET_8_SERIES_LYNX_POINT;
|
||||
else if ((strcmp(csn, "silvermont") == 0))
|
||||
cs = CHIPSET_BAYTRAIL;
|
||||
}
|
||||
|
||||
ret = read_ich_descriptors_from_dump(buf, len, &desc);
|
||||
|
Reference in New Issue
Block a user