openwrt/flashrom
1
0
Fork 0
mirror of https://review.coreboot.org/flashrom.git synced 2025-07-02 22:43:17 +02:00
Code Issues Releases Wiki Activity

programmer_table: move each entry to the associated programmer source

Browse Source 
Change-Id: I3d02bd789f0299e936eb86819b3b15b5ea2bb921
Signed-off-by: Thomas Heijligen <thomas.heijligen@secunet.de>
Reviewed-on: https://review.coreboot.org/c/flashrom/+/52946
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Anastasia Klimchuk <aklm@chromium.org>
Reviewed-by: Nico Huber <nico.h@gmx.de>
This commit is contained in:
Thomas Heijligen
2021-05-04 15:32:17 +02:00
committed by Nico Huber
parent 085db626fb
commit 4f5169df5f
41 changed files with 506 additions and 617 deletions
Download Patch File Download Diff File Expand all files Collapse all files

15
nicnatsemi.c
View File

@ -27,7 +27,7 @@
#define BOOT_ROM_DATA 0x54
static uint32_t io_base_addr = 0;
const struct dev_entry nics_natsemi[] = {
static const struct dev_entry nics_natsemi[] = {
{0x100b, 0x0020, NT, "National Semiconductor", "DP83815/DP83816"},
{0x100b, 0x0022, NT, "National Semiconductor", "DP83820"},
@ -75,7 +75,7 @@ static const struct par_master par_master_nicnatsemi = {
.chip_writen = fallback_chip_writen,
};
int nicnatsemi_init(void)
static int nicnatsemi_init(void)
{
struct pci_dev *dev = NULL;
@ -102,6 +102,17 @@ int nicnatsemi_init(void)
return 0;
}
const struct programmer_entry programmer_nicnatsemi = {
.name = "nicnatsemi",
.type = PCI,
.devs.dev = nics_natsemi,
.init = nicnatsemi_init,
.map_flash_region = fallback_map,
.unmap_flash_region = fallback_unmap,
.delay = internal_delay,
};
#else
#error PCI port I/O access is not supported on this architecture yet.
#endif