openwrt/flashrom
1
0
Fork 0
mirror of https://review.coreboot.org/flashrom.git synced 2025-07-01 14:11:15 +02:00
Code Issues Releases Wiki Activity

Refactor HT-1000 GPIO setting to use sio_mask

Browse Source 
Although the HT-1000 GPIOs are not SuperIO related, the share the same
index/data register access method.

Corresponding to flashrom svn r561.

Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
Acked-by: Uwe Hermann <uwe@hermann-uwe.de>
This commit is contained in:
Carl-Daniel Hailfinger
2009-06-01 21:30:42 +00:00
parent b22918cadc
commit 500b423c0c
1 changed files with 5 additions and 10 deletions
Download Patch File Download Diff File Expand all files Collapse all files

15
board_enable.c
View File

@ -365,25 +365,20 @@ static int board_asus_p5a(const char *name)
static int board_ibm_x3455(const char *name)
{
uint8_t byte;
/* Set GPIO lines in the Broadcom HT-1000 southbridge. */
OUTB(0x45, 0xcd6);
byte = INB(0xcd7);
OUTB(byte | 0x20, 0xcd7);
/* It's not a superio but it uses the same index/data port method. */
sio_mask(0xcd6, 0x45, 0x20, 0x20);
return 0;
}
static int board_hp_dl145_g3_enable(const char *name)
{
uint8_t byte;
/* Set GPIO lines in the Broadcom HT-1000 southbridge. */
OUTB(0x44, 0xcd6); /* GPIO 0 reg from PM regs */
byte = INB(0xcd7);
/* GPIO 0 reg from PM regs */
/* Set GPIO 2 and 5 high, connected to flash WP# and TBL# pins. */
OUTB(byte | 0x24, 0xcd7);
/* It's not a superio but it uses the same index/data port method. */
sio_mask(0xcd6, 0x44, 0x24, 0x24);
return 0;
}