mirror of
https://review.coreboot.org/flashrom.git
synced 2025-07-02 14:33:18 +02:00
Add support for Intel Emmitsburg PCH
This patch does the following: - Add PCIe ID for Intel Emmitsburg PCH - Based on ICH descriptor content, choose CHIPSET_C620_SERIES_LEWISBURG if ISL/PSL is 80. TESTED=tried on a server with Intel Emmitsburg PCH, flash update was successful. This server, however, does not have flash chip installed, it instead has em100 emulator connected. Change-Id: I2a1bb7467e693d1583aa885fa0e277075edd4a3e Signed-off-by: Jonathan Zhang <jonzhang@fb.com> Signed-off-by: David Hendricks <ddaveh@amazon.com> Reviewed-on: https://review.coreboot.org/c/flashrom/+/54965 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Christian Walter <christian.walter@9elements.com> Reviewed-by: Johnny Lin <Johnny_Lin@wiwynn.com> Reviewed-by: Tim Chu <Tim.Chu@quantatw.com>
This commit is contained in:

committed by
David Hendricks

parent
05b59d2ca3
commit
51e1d0e4b7
@ -2073,6 +2073,7 @@ const struct penable chipset_enables[] = {
|
||||
{0x8086, 0xa247, B_S, NT, "Intel", "C620 Series Chipset Supersku", enable_flash_c620},
|
||||
{0x8086, 0xa248, B_S, NT, "Intel", "C620 Series Chipset Supersku", enable_flash_c620},
|
||||
{0x8086, 0xa249, B_S, NT, "Intel", "C620 Series Chipset Supersku", enable_flash_c620},
|
||||
{0x8086, 0x1bca, B_S, NT, "Intel", "Emmitsburg Chipset SKU", enable_flash_c620},
|
||||
{0x8086, 0xa2c4, B_S, NT, "Intel", "H270", enable_flash_pch100},
|
||||
{0x8086, 0xa2c5, B_S, NT, "Intel", "Z270", enable_flash_pch100},
|
||||
{0x8086, 0xa2c6, B_S, NT, "Intel", "Q270", enable_flash_pch100},
|
||||
|
Reference in New Issue
Block a user