openwrt/flashrom
1
0
Fork 0
mirror of https://review.coreboot.org/flashrom.git synced 2025-04-26 22:52:34 +02:00
Code Issues Releases Wiki Activity

Add sst39vf020 support

Browse Source 
Corresponding to coreboot v1 svn r606.
This commit is contained in:
Ollie Lho 2002-07-18 03:32:00 +00:00
parent b193490201
commit 6041bcda7a
3 changed files with 18 additions and 14 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
flash.h
View File

@ -28,6 +28,7 @@ struct flashchip {
#define SST_29EE020A 0x10 /* SST 29EE020 device code */
#define SST_28SF040 0x04 /* SST 29EE040 device code */
#define SST_39SF020 0xB6 /* SST 39SF020 device */
#define SST_39VF020 0xD6 /* SST 39SF020 device */
#define WINBOND_ID 0xDA /* Winbond Manufacture ID code */
#define W_29C020C 0x45 /* Winbond w29c020c device code*/

2
flash_rom.c
View File

@ -50,6 +50,8 @@ struct flashchip flashchips[] = {
probe_28sf040, erase_28sf040, write_28sf040},
{"SST39SF020A", SST_ID, SST_39SF020, NULL, 256, 4096,
probe_39sf020, erase_39sf020, write_39sf020},
{"SST39VF020", SST_ID, SST_39VF020, NULL, 256, 4096,
probe_39sf020, erase_39sf020, write_39sf020},
{"W29C020C", WINBOND_ID, W_29C020C, NULL, 256, 128,
probe_jedec, erase_jedec, write_jedec},
{"M29F400BT", ST_ID, ST_M29F400BT , NULL, 512, 64*1024,

5
sst39sf020.c
View File

@ -99,7 +99,8 @@ static __inline__ write_sector_39sf020(volatile char * bios,
*Temp = 0xA0;
*dst = *src;
toggle_ready_jedec(bios);
if (*dst != *src) printf("BAD! dst 0x%x val 0x%x src 0x%x\n",
if (*dst != *src)
printf("BAD! dst 0x%x val 0x%x src 0x%x\n",
dst, *dst, *src);
dst++, src++;
}
@ -138,8 +139,8 @@ int erase_39sf020 (struct flashchip * flash)
{
volatile unsigned char * bios = flash->virt_addr;
volatile unsigned char *Temp;
/* Issue the Sector Erase command to 39SF020 */
printf(__FUNCTION__ " bios is %p\n", bios);
Temp = bios + 0x5555; /* set up address to be C000:5555h */
*Temp = 0xAA; /* write data 0xAA to the address */
myusec_delay(10);