openwrt/flashrom
1
0
Fork 0
mirror of https://review.coreboot.org/flashrom.git synced 2025-10-30 21:02:11 +01:00
Code Issues Releases Wiki Activity

Update notes for submitted changes

Browse Source 
* chipset_enable.c: Add Intel pch7 did=0x1e4{1,2,3} support
This commit is contained in:
Gerrit Code Review
2020-11-14 03:27:15 +00:00
parent f8cc0f4f59
commit 743e8433f9
1 changed files with 8 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
ee/ef125b39cc7e19d987b5b40e92b7865dddd19a Normal file
View File

@@ -0,0 +1,8 @@
Verified+1: build bot (Jenkins) <no-reply@coreboot.org>
Code-Review+2: Angel Pons <th3fanbus@gmail.com>
Code-Review+2: Sam McNally <sammc@google.com>
Submitted-by: Edward O'Callaghan <quasisec@chromium.org>
Submitted-at: Sat, 14 Nov 2020 03:27:15 +0000
Reviewed-on: https://review.coreboot.org/c/flashrom/+/47090
Project: flashrom
Branch: refs/heads/master