openwrt/flashrom
1
0
Fork 0
mirror of https://review.coreboot.org/flashrom.git synced 2025-04-28 07:23:43 +02:00
Code Issues Releases Wiki Activity

Fill in buses_supported for remaining Intel chipsets (ICH0-ICH5, Poulsbo)

Browse Source 
Corresponding to flashrom svn r1055.

Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
Acked-by: Sean Nelson <audiohacked@gmail.com>
This commit is contained in:
Carl-Daniel Hailfinger 2010-06-20 11:04:26 +00:00
parent 3a25fea9e7
commit 7f9922dcd7
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
chipset_enable.c
View File

@ -288,6 +288,7 @@ static int enable_flash_ich_4e(struct pci_dev *dev, const char *name)
* FWH_DEC_EN1, but they are called FB_SEL1, FB_SEL2, FB_DEC_EN1 and * FWH_DEC_EN1, but they are called FB_SEL1, FB_SEL2, FB_DEC_EN1 and
* FB_DEC_EN2. * FB_DEC_EN2.
*/ */
buses_supported = CHIP_BUSTYPE_FWH;
return enable_flash_ich(dev, name, 0x4e); return enable_flash_ich(dev, name, 0x4e);
} }
@ -401,6 +402,7 @@ static int enable_flash_poulsbo(struct pci_dev *dev, const char *name)
if (new != old) if (new != old)
pci_write_byte(dev, 0xd9, new); pci_write_byte(dev, 0xd9, new);
buses_supported = CHIP_BUSTYPE_FWH;
return 0; return 0;
} }