1
0
mirror of https://review.coreboot.org/flashrom.git synced 2025-07-02 06:23:18 +02:00

flashrom.8.tmpl: Clarify supported ft2232_spi frequencies

The manpage suggests that ft2232_spi chips are only capable of up to
6 MHz SPI clock frequencies, whereas flashrom disables the divide-by-5
prescaler on the 'H' chips allowing up to 30 MHz frequencies. This
detail was already present in the comments of ft2232_spi.c.

Signed-off-by: Nicholas Chin <nic.c3.14@gmail.com>
Change-Id: Id7690e1d4e11a3d0495afbc650f3c67430946468
Reviewed-on: https://review.coreboot.org/c/flashrom/+/70218
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-by: Felix Singer <felixsinger@posteo.net>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Nicholas Chin
2022-12-01 11:51:04 -07:00
committed by Felix Singer
parent 48e058983d
commit 803173a19c

View File

@ -939,8 +939,8 @@ All models supported by the ft2232_spi driver can configure the SPI clock rate b
expressible divisors are all expressible divisors are all
.B even .B even
numbers between 2 and 2^17 (=131072) resulting in SPI clock frequencies of numbers between 2 and 2^17 (=131072) resulting in SPI clock frequencies of
6 MHz down to about 92 Hz for 12 MHz inputs. The default divisor is set to 2, but you can use another one by 6 MHz down to about 92 Hz for 12 MHz inputs (non-H chips) and 30 MHz down to about 458 Hz for 60 MHz inputs ('H' chips). The default
specifying the optional divisor is set to 2, but you can use another one by specifying the optional
.B divisor .B divisor
parameter with the parameter with the
.sp .sp