openwrt/flashrom
1
0
Fork 0
mirror of https://review.coreboot.org/flashrom.git synced 2025-08-16 03:44:41 +02:00
Code Issues Releases Wiki Activity

Add a bunch of new/tested motherboards, board/chipset enables and flash chips 2

Browse Source 
- mark chipset enable for QS57 as OK
  (my thinkpad)

- mark MSI G31M3-L(S) V2 (MS-7529) as OK
  http://www.flashrom.org/pipermail/flashrom/2011-June/006634.html

- mark AT49BV512 as fully tested
  http://www.flashrom.org/pipermail/flashrom/2011-June/006609.html
- mark MX25L4005 as fully tested
  http://www.flashrom.org/pipermail/flashrom/2011-June/006634.html
- mark SST49LF020 as fully tested
  http://www.flashrom.org/pipermail/flashrom/2011-May/006570.html
- mark SST25VF064C as fully tested
  http://www.flashrom.org/pipermail/flashrom/2011-May/006586.html
- mark W25x16 as fully tested
  http://www.flashrom.org/pipermail/flashrom/2011-June/006605.html

Corresponding to flashrom svn r1324.

Signed-off-by: Stefan Tauner <stefan.tauner@alumni.tuwien.ac.at>
Acked-by: Stefan Tauner <stefan.tauner@alumni.tuwien.ac.at>
This commit is contained in:
Stefan Tauner
2011-06-04 13:13:34 +00:00
parent cbe370e67a
commit 8179be566e
3 changed files with 8 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
chipset_enable.c
View File

@@ -1028,7 +1028,7 @@ const struct penable chipset_enables[] = {
{0x8086, 0x3b0b, NT, "Intel", "HM57", enable_flash_ich10},
{0x8086, 0x3b0d, NT, "Intel", "3400 Mobile SFF", enable_flash_ich10},
{0x8086, 0x3b0e, NT, "Intel", "B55", enable_flash_ich10},
{0x8086, 0x3b0f, NT, "Intel", "QS57", enable_flash_ich10},
{0x8086, 0x3b0f, OK, "Intel", "QS57", enable_flash_ich10},
{0x8086, 0x3b12, NT, "Intel", "3400", enable_flash_ich10},
{0x8086, 0x3b14, NT, "Intel", "3420", enable_flash_ich10},
{0x8086, 0x3b16, NT, "Intel", "3450", enable_flash_ich10},