openwrt/flashrom
1
0
Fork 0
mirror of https://review.coreboot.org/flashrom.git synced 2025-04-28 15:33:42 +02:00
Code Issues Releases Wiki Activity

SST25 chips do not support page program, only byte program

Browse Source 
Downgrade the chips from 256-byte writes to 1-byte writes. This fixes
writing to them on ICH/VIA SPI masters.

Corresponding to flashrom svn r504.

Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
Acked-by: FENG Yu Ning <fengyuning1984@gmail.com>
This commit is contained in:
Carl-Daniel Hailfinger 2009-05-13 22:19:12 +00:00
parent c4a61d678d
commit 93bb375356
1 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
flashchips.c
View File

@ -1182,7 +1182,7 @@ struct flashchip flashchips[] = {
.tested = TEST_OK_PREW,
.probe = probe_spi_rdid,
.erase = spi_chip_erase_c7,
.write = spi_chip_write_256,
.write = spi_chip_write_1,
.read = spi_chip_read,
},
@ -1196,7 +1196,7 @@ struct flashchip flashchips[] = {
.tested = TEST_OK_PREW,
.probe = probe_spi_rdid,
.erase = spi_chip_erase_c7,
.write = spi_chip_write_256,
.write = spi_chip_write_1,
.read = spi_chip_read,
},
@ -1210,7 +1210,7 @@ struct flashchip flashchips[] = {
.tested = TEST_UNTESTED,
.probe = probe_spi_rdid,
.erase = spi_chip_erase_c7,
.write = spi_chip_write_256,
.write = spi_chip_write_1,
.read = spi_chip_read,
},
@ -1224,7 +1224,7 @@ struct flashchip flashchips[] = {
.tested = TEST_OK_PR,
.probe = probe_spi_rems,
.erase = spi_chip_erase_60,
.write = spi_chip_write_256,
.write = spi_chip_write_1,
.read = spi_chip_read,
},
@ -1238,7 +1238,7 @@ struct flashchip flashchips[] = {
.tested = TEST_OK_PR,
.probe = probe_spi_rems,
.erase = spi_chip_erase_c7,
.write = spi_aai_write,
.write = spi_chip_write_1,
.read = spi_chip_read,
},