openwrt/flashrom
1
0
Fork 0
mirror of https://review.coreboot.org/flashrom.git synced 2025-07-01 22:21:16 +02:00
Code Issues Releases Wiki Activity

Add w29c011

Browse Source 
Corresponding to coreboot v1 svn r727.
This commit is contained in:
Andrew Ip
2002-12-30 13:10:06 +00:00
parent f0126ce251
commit 973b26db57
2 changed files with 3 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
flash.h
View File

@ -33,6 +33,7 @@ struct flashchip {
#define SST_39VF020 0xD6 /* SST 39SF020 device */ #define SST_39VF020 0xD6 /* SST 39SF020 device */
#define WINBOND_ID 0xDA /* Winbond Manufacture ID code */ #define WINBOND_ID 0xDA /* Winbond Manufacture ID code */
#define W_29C011 0xC1 /* Winbond w29c011 device code*/
#define W_29C020C 0x45 /* Winbond w29c020c device code*/ #define W_29C020C 0x45 /* Winbond w29c020c device code*/
#define W_49F002U 0x0B /* Winbond w29c020c device code*/ #define W_49F002U 0x0B /* Winbond w29c020c device code*/

2
flash_rom.c
View File

@ -53,6 +53,8 @@ struct flashchip flashchips[] = {
probe_39sf020, erase_39sf020, write_39sf020}, probe_39sf020, erase_39sf020, write_39sf020},
{"SST39VF020", SST_ID, SST_39VF020, NULL, 256, 4096, {"SST39VF020", SST_ID, SST_39VF020, NULL, 256, 4096,
probe_39sf020, erase_39sf020, write_39sf020}, probe_39sf020, erase_39sf020, write_39sf020},
{"W29C011", WINBOND_ID, W_29C011, NULL, 128, 128,
probe_jedec, erase_jedec, write_jedec},
{"W29C020C", WINBOND_ID, W_29C020C, NULL, 256, 128, {"W29C020C", WINBOND_ID, W_29C020C, NULL, 256, 128,
probe_jedec, erase_jedec, write_jedec}, probe_jedec, erase_jedec, write_jedec},
{"W49F002U", WINBOND_ID, W_49F002U, NULL, 256, 128, {"W49F002U", WINBOND_ID, W_49F002U, NULL, 256, 128,