mirror of
https://review.coreboot.org/flashrom.git
synced 2025-08-17 20:30:16 +02:00
Revert "Add Gemini Lake support"
This reverts commit 36c401dc3c
.
Pushed by accident without review.
This commit is contained in:
@@ -127,7 +127,6 @@ static void usage(char *argv[], const char *error)
|
||||
"\t- \"ich10\",\n"
|
||||
"\t- \"silvermont\" for chipsets from Intel's Silvermont architecture (e.g. Bay Trail),\n"
|
||||
"\t- \"apollo\" for Intel's Apollo Lake SoC.\n"
|
||||
"\t- \"gemini\" for Intel's Gemini Lake SoC.\n"
|
||||
"\t- \"5\" or \"ibex\" for Intel's 5 series chipsets,\n"
|
||||
"\t- \"6\" or \"cougar\" for Intel's 6 series chipsets,\n"
|
||||
"\t- \"7\" or \"panther\" for Intel's 7 series chipsets.\n"
|
||||
@@ -231,8 +230,6 @@ int main(int argc, char *argv[])
|
||||
cs = CHIPSET_400_SERIES_COMET_POINT;
|
||||
else if (strcmp(csn, "apollo") == 0)
|
||||
cs = CHIPSET_APOLLO_LAKE;
|
||||
else if (strcmp(csn, "gemini") == 0)
|
||||
cs = CHIPSET_GEMINI_LAKE;
|
||||
}
|
||||
|
||||
ret = read_ich_descriptors_from_dump(buf, len, &cs, &desc);
|
||||
|
Reference in New Issue
Block a user