openwrt/flashrom
1
0
Fork 0
mirror of https://review.coreboot.org/flashrom.git synced 2025-04-28 15:33:42 +02:00
Code Issues Releases Wiki Activity

Add support for Intel 5 Series / 3400 Series chipsets

Browse Source 
(At least) for the QM57 which i have tested an additional patch was
needed as some reserved bits in the "Software Sequencing Flash Control
Register" (SSFC) needs to be programmed to 1 in the QM57.

Corresponding to flashrom svn r1137.

Signed-off-by: Helge Wagner <helge.wagner@ge.com>
Acked-by: Michael Karcher <flashrom@mkarcher.dialup.fu-berlin.de>
This commit is contained in:
Helge Wagner 2010-08-11 21:06:10 +00:00 committed by Michael Karcher
parent d9f266d1fb
commit a319be14d4
2 changed files with 17 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
chipset_enable.c
View File

@ -1011,7 +1011,21 @@ const struct penable chipset_enables[] = {
{0x1166, 0x0205, OK, "Broadcom", "HT-1000", enable_flash_ht1000}, {0x1166, 0x0205, OK, "Broadcom", "HT-1000", enable_flash_ht1000},
{0x8086, 0x3b00, NT, "Intel", "3400 Desktop", enable_flash_ich10}, {0x8086, 0x3b00, NT, "Intel", "3400 Desktop", enable_flash_ich10},
{0x8086, 0x3b01, NT, "Intel", "3400 Mobile", enable_flash_ich10}, {0x8086, 0x3b01, NT, "Intel", "3400 Mobile", enable_flash_ich10},
{0x8086, 0x3b02, NT, "Intel", "P55", enable_flash_ich10},
{0x8086, 0x3b03, NT, "Intel", "PM55", enable_flash_ich10},
{0x8086, 0x3b06, NT, "Intel", "H55", enable_flash_ich10},
{0x8086, 0x3b07, OK, "Intel", "QM57", enable_flash_ich10},
{0x8086, 0x3b08, NT, "Intel", "H57", enable_flash_ich10},
{0x8086, 0x3b09, NT, "Intel", "HM55", enable_flash_ich10},
{0x8086, 0x3b0a, NT, "Intel", "Q57", enable_flash_ich10},
{0x8086, 0x3b0b, NT, "Intel", "HM57", enable_flash_ich10},
{0x8086, 0x3b0d, NT, "Intel", "3400 Mobile SFF", enable_flash_ich10}, {0x8086, 0x3b0d, NT, "Intel", "3400 Mobile SFF", enable_flash_ich10},
{0x8086, 0x3b0e, NT, "Intel", "B55", enable_flash_ich10},
{0x8086, 0x3b0f, NT, "Intel", "QS57", enable_flash_ich10},
{0x8086, 0x3b12, NT, "Intel", "3400", enable_flash_ich10},
{0x8086, 0x3b14, NT, "Intel", "3420", enable_flash_ich10},
{0x8086, 0x3b16, NT, "Intel", "3450", enable_flash_ich10},
{0x8086, 0x3b1e, NT, "Intel", "B55", enable_flash_ich10},
{0x8086, 0x7198, OK, "Intel", "440MX", enable_flash_piix4}, {0x8086, 0x7198, OK, "Intel", "440MX", enable_flash_piix4},
{0x8086, 0x25a1, OK, "Intel", "6300ESB", enable_flash_ich_4e}, {0x8086, 0x25a1, OK, "Intel", "6300ESB", enable_flash_ich_4e},
{0x8086, 0x2670, OK, "Intel", "631xESB/632xESB/3100", enable_flash_ich_dc}, {0x8086, 0x2670, OK, "Intel", "631xESB/632xESB/3100", enable_flash_ich_dc},

4
ichspi.c
View File

@ -560,7 +560,9 @@ static int ich9_run_opcode(OPCODE op, uint32_t offset,
} }
/* Assemble SSFS + SSFC */ /* Assemble SSFS + SSFC */
temp32 = 0; /* keep reserved bits (23-19,7,0) */
temp32 = REGREAD32(ICH9_REG_SSFS);
temp32 &= 0xF8008100;
/* clear error status registers */ /* clear error status registers */
temp32 |= (SSFS_CDS + SSFS_FCERR); temp32 |= (SSFS_CDS + SSFS_FCERR);