mirror of
https://review.coreboot.org/flashrom.git
synced 2025-07-02 22:43:17 +02:00
Add support for the AMD/ATI SB600 southbridge SPI functionality
This has been tested by Uwe Hermann on an RS690/SB600 board. Corresponding to flashrom svn r351 and coreboot v2 svn r3779. Signed-off-by: Jason Wang <Qingpei.Wang@amd.com> Reviewed-by: Joe Bao <zheng.bao@amd.com> Acked-by: Uwe Hermann <uwe@hermann-uwe.de>
This commit is contained in:
5
spi.h
5
spi.h
@ -80,6 +80,11 @@
|
||||
#define JEDEC_RDSR_INSIZE 0x01
|
||||
#define JEDEC_RDSR_BIT_WIP (0x01 << 0)
|
||||
|
||||
/* Write Status Enable */
|
||||
#define JEDEC_EWSR 0x50
|
||||
#define JEDEC_EWSR_OUTSIZE 0x01
|
||||
#define JEDEC_EWSR_INSIZE 0x00
|
||||
|
||||
/* Write Status Register */
|
||||
#define JEDEC_WRSR 0x01
|
||||
#define JEDEC_WRSR_OUTSIZE 0x02
|
||||
|
Reference in New Issue
Block a user