1
0
mirror of https://review.coreboot.org/flashrom.git synced 2025-04-28 15:33:42 +02:00

platform: Add riscv to known platforms

Change-Id: I724a99e2493fcbf71c2fc2d9f6a1ad607c737087
Signed-off-by: Khem Raj <raj.khem@gmail.com>
Reviewed-on: https://review.coreboot.org/25260
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Reviewed-by: David Hendricks <david.hendricks@gmail.com>
This commit is contained in:
Khem Raj 2018-03-17 23:08:29 -07:00 committed by Nico Huber
parent b6e3d257f9
commit a9a03cc6ba

View File

@ -69,6 +69,9 @@
#elif defined (__m68k__) #elif defined (__m68k__)
#define __FLASHROM_ARCH__ "m68k" #define __FLASHROM_ARCH__ "m68k"
#define IS_M68K 1 #define IS_M68K 1
#elif defined (__riscv)
#define __FLASHROM_ARCH__ "riscv"
#define IS_RISCV 1
#elif defined (__sh__) #elif defined (__sh__)
#define __FLASHROM_ARCH__ "sh" #define __FLASHROM_ARCH__ "sh"
#define IS_SH 1 #define IS_SH 1
@ -77,7 +80,7 @@
#define IS_S390 1 #define IS_S390 1
#endif #endif
#if !(IS_X86 || IS_MIPS || IS_PPC || IS_ARM || IS_SPARC || IS_ALPHA || IS_HPPA || IS_M68K || IS_SH || IS_S390) #if !(IS_X86 || IS_MIPS || IS_PPC || IS_ARM || IS_SPARC || IS_ALPHA || IS_HPPA || IS_M68K || IS_RISCV || IS_SH || IS_S390)
#error Unknown architecture #error Unknown architecture
#endif #endif