openwrt/flashrom
1
0
Fork 0
mirror of https://review.coreboot.org/flashrom.git synced 2025-04-26 22:52:34 +02:00
Code Issues Releases Wiki Activity

doc: Add manpage item for nicintel_spi

Browse Source 
The existing page on old wiki is very small and fits into
a manpage item:

https://wiki.flashrom.org/NICIntel

Change-Id: I139065611c68c0fa0a675fe49a6f8bc20e9057f7
Signed-off-by: Anastasia Klimchuk <aklm@flashrom.org>
Reviewed-on: https://review.coreboot.org/c/flashrom/+/83751
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
This commit is contained in:
Anastasia Klimchuk 2024-08-02 18:57:20 +10:00
parent 88d31fc1b4
commit b0e8bc4a3b
1 changed files with 5 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
doc/classic_cli_manpage.rst
View File

@ -670,6 +670,11 @@ but it is also possible to use these cards to reflash other chips which fit in t
Please note that the small number of address lines connected to the chip may make accessing large chips impossible. Please note that the small number of address lines connected to the chip may make accessing large chips impossible.
The maximum supported chip size is 128KB. The maximum supported chip size is 128KB.
nicintel_spi programmer
^^^^^^^^^^^^^^^^^^^^^^^
Programmer for SPI flash ROMs on Intel Gigabit network cards. Tested on 32-bit hardware/PCI only.
nicintel_eeprom programmer nicintel_eeprom programmer
^^^^^^^^^^^^^^^^^^^^^^^^^^ ^^^^^^^^^^^^^^^^^^^^^^^^^^