mirror of
https://review.coreboot.org/flashrom.git
synced 2025-04-27 15:12:36 +02:00
chipset_enable.c: Add Ice Lake U to known and tested systems
Intel Ice Lake systems use an 495 Series Chipset that behaves compatible to pch300 chips but chip names are undocumented at this point. This change was tested in read/write/erase on the Razer Blade Stealth (late 2019) with intel 1065G7 CPU and "Ice Lake U Premium PCH". Change-Id: I6227d32f4476420cf1aeec37ebd4b7648e0b3d15 Signed-off-by: Johanna Schander <git@mimoja.de> Reviewed-on: https://review.coreboot.org/c/flashrom/+/37987 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Christoph Pomaska <github@slrie.de> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
This commit is contained in:
parent
3eae695319
commit
b5433b782f
@ -2046,6 +2046,7 @@ const struct penable chipset_enables[] = {
|
||||
{0x8086, 0xa30c, B_S, NT, "Intel", "QM370", enable_flash_pch300},
|
||||
{0x8086, 0xa30d, B_S, NT, "Intel", "HM370", enable_flash_pch300},
|
||||
{0x8086, 0xa30e, B_S, DEP, "Intel", "CM246", enable_flash_pch300},
|
||||
{0x8086, 0x3482, B_S, DEP, "Intel", "Ice Lake U Premium", enable_flash_pch300},
|
||||
#endif
|
||||
{0},
|
||||
};
|
||||
|
Loading…
x
Reference in New Issue
Block a user