openwrt/flashrom
1
0
Fork 0
mirror of https://review.coreboot.org/flashrom.git synced 2025-07-01 22:21:16 +02:00
Code Issues Releases Wiki Activity

Add programmer-specific delay functions

Browse Source 
Add external programmer delay functions so external programmers can
handle the delay on their own if needed.

Corresponding to flashrom svn r578.

Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
Acked-by: Uwe Hermann <uwe@hermann-uwe.de>
Acked-by: Urja Rannikko <urjaman@gmail.com>
This commit is contained in:
Carl-Daniel Hailfinger
2009-06-05 17:48:08 +00:00
parent 945d26a0d7
commit ca8bfc6c22
21 changed files with 129 additions and 103 deletions
Download Patch File Download Diff File Expand all files Collapse all files

12
m29f400bt.c
View File

@ -26,7 +26,7 @@ void protect_m29f400bt(chipaddr bios)
chip_writeb(0x55, bios + 0x555);
chip_writeb(0xA0, bios + 0xAAA);
usleep(200);
programmer_delay(200);
}
void write_page_m29f400bt(chipaddr bios, uint8_t *src,
@ -42,7 +42,7 @@ void write_page_m29f400bt(chipaddr bios, uint8_t *src,
/* transfer data from source to destination */
chip_writeb(*src, dst);
//chip_writeb(0xF0, bios);
//usleep(5);
//programmer_delay(5);
toggle_ready_jedec(dst);
printf
("Value in the flash at address 0x%lx = %#x, want %#x\n",
@ -61,7 +61,7 @@ int probe_m29f400bt(struct flashchip *flash)
chip_writeb(0x55, bios + 0x555);
chip_writeb(0x90, bios + 0xAAA);
myusec_delay(10);
programmer_delay(10);
id1 = chip_readb(bios);
/* The data sheet says id2 is at (bios + 0x01) and id2 listed in
@ -73,7 +73,7 @@ int probe_m29f400bt(struct flashchip *flash)
chip_writeb(0x55, bios + 0x555);
chip_writeb(0xF0, bios + 0xAAA);
myusec_delay(10);
programmer_delay(10);
printf_debug("%s: id1 0x%02x, id2 0x%02x\n", __FUNCTION__, id1, id2);
@ -95,7 +95,7 @@ int erase_m29f400bt(struct flashchip *flash)
chip_writeb(0x55, bios + 0x555);
chip_writeb(0x10, bios + 0xAAA);
myusec_delay(10);
programmer_delay(10);
toggle_ready_jedec(bios);
return 0;
@ -113,7 +113,7 @@ int block_erase_m29f400bt(chipaddr bios, chipaddr dst)
//chip_writeb(0x10, bios + 0xAAA);
chip_writeb(0x30, dst);
myusec_delay(10);
programmer_delay(10);
toggle_ready_jedec(bios);
return 0;