openwrt/flashrom
1
0
Fork 0
mirror of https://review.coreboot.org/flashrom.git synced 2025-04-28 07:23:43 +02:00
Code Issues Releases Wiki Activity

chipset_enable.c: Mark Intel HM55 as DEP

Browse Source 
Tested reading, writing and erasing the internal flash chip using an HP
630 laptop with an Intel HM55. However, since all ME-enabled chipsets
are marked as DEP instead of OK, this one shall follow suit as well.

Change-Id: Iaedd5bdc34dfff9b8588a3f4e1ad46460077fdf9
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-on: https://review.coreboot.org/28253
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Reviewed-by: Nico Huber <nico.h@gmx.de>
This commit is contained in:
Angel Pons 2018-08-21 03:30:58 +02:00 committed by Nico Huber
parent e2c90c45f7
commit ccfa8f9d9a
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
chipset_enable.c
View File

@ -1805,7 +1805,7 @@ const struct penable chipset_enables[] = {
{0x8086, 0x3b06, DEP, "Intel", "H55", enable_flash_pch5},
{0x8086, 0x3b07, DEP, "Intel", "QM57", enable_flash_pch5},
{0x8086, 0x3b08, NT, "Intel", "H57", enable_flash_pch5},
{0x8086, 0x3b09, NT, "Intel", "HM55", enable_flash_pch5},
{0x8086, 0x3b09, DEP, "Intel", "HM55", enable_flash_pch5},
{0x8086, 0x3b0a, NT, "Intel", "Q57", enable_flash_pch5},
{0x8086, 0x3b0b, NT, "Intel", "HM57", enable_flash_pch5},
{0x8086, 0x3b0d, NT, "Intel", "3400 Mobile SFF", enable_flash_pch5},