mirror of
https://review.coreboot.org/flashrom.git
synced 2025-07-01 22:21:16 +02:00
Add writeprotect support infrastructure
The following just lays out the structure for write protect manipulation of SPI flash chips in Flashrom. We later follow up with adding support for each manufacturer group. BUG=b:153800563 BRANCH=none TEST=builds Change-Id: Id93b5a1cb2da476fa8a7dde41d7b963024117474 Signed-off-by: Edward O'Callaghan <quasisec@google.com> Reviewed-on: https://review.coreboot.org/c/flashrom/+/40325 Reviewed-by: Angel Pons <th3fanbus@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:

committed by
Edward O'Callaghan

parent
b1f858f65b
commit
d3b6acffe4
2
Makefile
2
Makefile
@ -638,7 +638,7 @@ endif
|
||||
CHIP_OBJS = jedec.o stm50.o w39.o w29ee011.o \
|
||||
sst28sf040.o 82802ab.o \
|
||||
sst49lfxxxc.o sst_fwhub.o edi.o flashchips.o spi.o spi25.o spi25_statusreg.o \
|
||||
spi95.o opaque.o sfdp.o en29lv640b.o at45db.o
|
||||
spi95.o opaque.o sfdp.o en29lv640b.o at45db.o writeprotect.o
|
||||
|
||||
###############################################################################
|
||||
# Library code.
|
||||
|
Reference in New Issue
Block a user