openwrt/flashrom
1
0
Fork 0
mirror of https://review.coreboot.org/flashrom.git synced 2025-04-27 23:22:37 +02:00
Code Issues Releases Wiki Activity

Add support for the Intel 28F002BC-T

Browse Source 
Corresponding to flashrom svn r1097.

Signed-off-by: Joshua Roys <roysjosh@gmail.com>
Acked-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
This commit is contained in:
Joshua Roys 2010-07-22 15:20:43 +00:00 committed by Carl-Daniel Hailfinger
parent df90d3a38f
commit d97c0e02d6
2 changed files with 28 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

27
flashchips.c
View File

@ -2812,6 +2812,33 @@ struct flashchip flashchips[] = {
.read = read_memmapped, .read = read_memmapped,
}, },
{
.vendor = "Intel",
.name = "28F002BC-T",
.bustype = CHIP_BUSTYPE_PARALLEL,
.manufacture_id = INTEL_ID,
.model_id = P28F002BC,
.total_size = 256,
.page_size = 256 * 1024,
.tested = TEST_UNTESTED,
.probe = probe_82802ab,
.probe_timing = TIMING_ZERO, /* Datasheet has no timing info specified */
.block_erasers =
{
{
.eraseblocks = {
{128 * 1024, 1},
{96 * 1024, 1},
{8 * 1024, 2},
{16 * 1024, 1},
},
.block_erase = erase_block_82802ab,
},
},
.write = write_82802ab,
.read = read_memmapped,
},
{ {
.vendor = "Intel", .vendor = "Intel",
.name = "28F004S5", .name = "28F004S5",

1
flashchips.h
View File

@ -274,6 +274,7 @@
#define E_28F016S5 0xAA #define E_28F016S5 0xAA
#define P28F001BXT 0x94 /* 28F001BX-T */ #define P28F001BXT 0x94 /* 28F001BX-T */
#define P28F001BXB 0x95 /* 28F001BX-B */ #define P28F001BXB 0x95 /* 28F001BX-B */
#define P28F002BC 0x7C /* 28F002BC-T */
#define P28F004BT 0x78 /* 28F004BV/BE-T */ #define P28F004BT 0x78 /* 28F004BV/BE-T */
#define P28F004BB 0x79 /* 28F004BV/BE-B */ #define P28F004BB 0x79 /* 28F004BV/BE-B */
#define P28F400BT 0x70 /* 28F400BV/CV/CE-T */ #define P28F400BT 0x70 /* 28F400BV/CV/CE-T */