mirror of
https://review.coreboot.org/flashrom.git
synced 2025-07-02 22:43:17 +02:00
Add support for two-byte RES probes
Some chips implement the RES (0xab) opcode, but they use a non-standard two byte response instead of the usual one byte response. A two-byte response has the accuracy of REMS and RDID, so don't check for REMS/RDID availability before running a two-byte RES. Corresponding to flashrom svn r1017. Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Acked-by: Stefan Reinauer <stepan@coresystems.de>
This commit is contained in:
2
spi.h
2
spi.h
@ -27,6 +27,7 @@
|
||||
/* Read Electronic ID */
|
||||
#define JEDEC_RDID 0x9f
|
||||
#define JEDEC_RDID_OUTSIZE 0x01
|
||||
/* INSIZE may be 0x04 for some chips*/
|
||||
#define JEDEC_RDID_INSIZE 0x03
|
||||
|
||||
/* AT25F512A has bit 3 as don't care bit in commands */
|
||||
@ -42,6 +43,7 @@
|
||||
/* Read Electronic Signature */
|
||||
#define JEDEC_RES 0xab
|
||||
#define JEDEC_RES_OUTSIZE 0x04
|
||||
/* INSIZE may be 0x02 for some chips*/
|
||||
#define JEDEC_RES_INSIZE 0x01
|
||||
|
||||
/* Write Enable */
|
||||
|
Reference in New Issue
Block a user