mirror of
https://review.coreboot.org/flashrom.git
synced 2025-07-02 22:43:17 +02:00
Add initial (non-working) code for Highpoint ATA/RAID controllers
It's disabled by default. The current status is detailed at: http://www.flashrom.org/pipermail/flashrom/2010-January/001828.html Corresponding to flashrom svn r908. Signed-off-by: Uwe Hermann <uwe@hermann-uwe.de> Acked-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
This commit is contained in:
@ -146,6 +146,8 @@ Specify the programmer device. Currently supported are:
|
||||
.sp
|
||||
.BR "* satasii" " (for flash ROMs on Silicon Image SATA/IDE controllers)"
|
||||
.sp
|
||||
.BR "* atahpt" " (for flash ROMs on Highpoint ATA/RAID controllers)"
|
||||
.sp
|
||||
.BR "* it87spi" " (for flash ROMs behind an ITE IT87xx Super I/O LPC/SPI translation unit)"
|
||||
.sp
|
||||
.BR "* ft2232spi" " (for flash ROMs attached to a FT2232H/FT4232H based USB SPI programmer)"
|
||||
@ -185,7 +187,8 @@ Example:
|
||||
Currently the following programmers support this mechanism:
|
||||
.BR nic3com ,
|
||||
.BR gfxnvidia ,
|
||||
.BR satasii .
|
||||
.BR satasii ,
|
||||
.BR atahpt .
|
||||
.sp
|
||||
The it87spi programmer has an optional parameter which will set the I/O base
|
||||
port of the IT87* SPI controller interface to the port specified in the
|
||||
|
Reference in New Issue
Block a user