mirror of
https://review.coreboot.org/flashrom.git
synced 2025-04-28 07:23:43 +02:00
Initialize ICH SPI opcodes also for ICH9 and later
Corresponding to flashrom svn r368 and coreboot v2 svn r3830. Signed-off-by: Peter Stuge <peter@stuge.se> Acked-by: Peter Stuge <peter@stuge.se>
This commit is contained in:
parent
f041e9b586
commit
e8a3e4c209
@ -384,6 +384,7 @@ static int enable_flash_ich_dc_spi(struct pci_dev *dev, const char *name,
|
|||||||
*(uint32_t *) (spibar + 0xA0)); ICH10 only? */
|
*(uint32_t *) (spibar + 0xA0)); ICH10 only? */
|
||||||
printf_debug("0xB0: 0x%08x (FDOC)\n",
|
printf_debug("0xB0: 0x%08x (FDOC)\n",
|
||||||
*(uint32_t *) (spibar + 0xB0));
|
*(uint32_t *) (spibar + 0xB0));
|
||||||
|
ich_init_opcodes();
|
||||||
break;
|
break;
|
||||||
default:
|
default:
|
||||||
/* Nothing */
|
/* Nothing */
|
||||||
|
Loading…
x
Reference in New Issue
Block a user