openwrt/flashrom
1
0
Fork 0
mirror of https://review.coreboot.org/flashrom.git synced 2025-04-28 23:43:42 +02:00
Code Issues Releases Wiki Activity

Add support for probe and read of Intel 28F001BX-T and BX-B

Browse Source 
Erase & write support wont be this easy - the chips need 12V Vpp
(needs a hardware hack or a supporting mb) and they have a very weird
layout and are old.

Corresponding to flashrom svn r555.

Signed-off-by: Urja Rannikko <urjaman@gmail.com>
Acked-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
This commit is contained in:
Urja Rannikko 2009-05-29 12:55:31 +00:00 committed by Carl-Daniel Hailfinger
parent d1129ac701
commit ebd7b83939
2 changed files with 30 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
flash.h
View File

@ -345,6 +345,8 @@ extern const struct board_info boards_bad[];
#define IM_29F004T 0xAF #define IM_29F004T 0xAF
#define INTEL_ID 0x89 /* Intel */ #define INTEL_ID 0x89 /* Intel */
#define P28F001BXT 0x94 /* 28F001BX-T */
#define P28F001BXB 0x95 /* 28F001BX-B */
#define ISSI_ID 0xD5 /* ISSI Integrated Silicon Solutions */ #define ISSI_ID 0xD5 /* ISSI Integrated Silicon Solutions */

28
flashchips.c
View File

@ -752,6 +752,34 @@ struct flashchip flashchips[] = {
.read = read_memmapped, .read = read_memmapped,
}, },
{
.vendor = "Intel",
.name = "28F001BX-B",
.manufacture_id = INTEL_ID,
.model_id = P28F001BXB,
.total_size = 128,
.page_size = 128 * 1024, /* 8k + 2x4k + 112k */
.tested = TEST_BAD_ERASE|TEST_BAD_WRITE,
.probe = probe_jedec,
.erase = NULL,
.write = NULL,
.read = read_memmapped,
},
{
.vendor = "Intel",
.name = "28F001BX-T",
.manufacture_id = INTEL_ID,
.model_id = P28F001BXT,
.total_size = 128,
.page_size = 128 * 1024, /* 112k + 2x4k + 8k */
.tested = TEST_OK_PR|TEST_BAD_ERASE|TEST_BAD_WRITE,
.probe = probe_jedec,
.erase = NULL,
.write = NULL,
.read = read_memmapped,
},
{ {
.vendor = "Intel", .vendor = "Intel",
.name = "82802AB", .name = "82802AB",