openwrt/flashrom
1
0
Fork 0
mirror of https://review.coreboot.org/flashrom.git synced 2025-07-01 22:21:16 +02:00
Code Issues Releases Wiki Activity

chipset_enable.c: Add Intel pch7 did=0x1e4{1,2,3} support

Browse Source 
Modified to be pch7 over pch6 as per-coreboot and review
comments.

BUG=none
BRANCH=none
TEST=none

Change-Id: Ic69dc024e9af0c43d6b3a8213a5dc5d2f898c447
Signed-off-by: Edward O'Callaghan <quasisec@google.com>
Reviewed-on: https://review.coreboot.org/c/flashrom/+/47090
Reviewed-by: Sam McNally <sammc@google.com>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Edward O'Callaghan
2020-11-02 14:43:10 +11:00
committed by Edward O'Callaghan
parent 1b4de5c600
commit eeef125b39
1 changed files with 3 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
chipset_enable.c
View File

@ -1838,6 +1838,9 @@ const struct penable chipset_enables[] = {
{0x8086, 0x1c5c, B_FS, DEP, "Intel", "H61", enable_flash_pch6},
{0x8086, 0x1d40, B_FS, DEP, "Intel", "C60x/X79", enable_flash_pch6},
{0x8086, 0x1d41, B_FS, DEP, "Intel", "C60x/X79", enable_flash_pch6},
{0x8086, 0x1e41, B_FS, DEP, "Intel", "Desktop Sample", enable_flash_pch7},
{0x8086, 0x1e42, B_FS, DEP, "Intel", "Mobile Sample", enable_flash_pch7},
{0x8086, 0x1e43, B_FS, DEP, "Intel", "SFF Sample", enable_flash_pch7},
{0x8086, 0x1e44, B_FS, DEP, "Intel", "Z77", enable_flash_pch7},
{0x8086, 0x1e46, B_FS, NT, "Intel", "Z75", enable_flash_pch7},
{0x8086, 0x1e47, B_FS, DEP, "Intel", "Q77", enable_flash_pch7},