openwrt/flashrom
1
0
Fork 0
mirror of https://review.coreboot.org/flashrom.git synced 2025-07-01 22:21:16 +02:00
Code Issues Releases Wiki Activity

Add w49f002u support

Browse Source 
Corresponding to coreboot v1 svn r643.
This commit is contained in:
Andrew Ip
2002-10-16 06:58:05 +00:00
parent 5643942750
commit f0126ce251
4 changed files with 121 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

112
w49f002u.c Normal file
View File

@ -0,0 +1,112 @@
/*
* w49f002u.c: driver for Winbond 49F002U flash models
*
*
* Copyright 2000 Silicon Integrated System Corporation
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
*
*
* Reference:
* W49F002U data sheet
*
* $Id
*/
#include "flash.h"
#include "jedec.h"
int probe_49f002 (struct flashchip * flash)
{
volatile char * bios = flash->virt_addr;
unsigned char id1, id2, id3;
*(bios + 0x5555) = 0xAA;
*(bios + 0x2AAA) = 0x55;
*(bios + 0x5555) = 0x90;
id1 = *(volatile unsigned char *) bios;
id2 = *(volatile unsigned char *) (bios + 0x01);
*bios = 0xF0;
myusec_delay(10);
printf(__FUNCTION__ "id1 %d, id2 %d\n", id1, id2);
if (id1 == flash->manufacture_id && id2 == flash->model_id)
return 1;
return 0;
}
int erase_49f002 (struct flashchip * flash)
{
volatile char * bios = flash->virt_addr;
again:
*(bios + 0x5555) = 0xAA;
*(bios + 0x2AAA) = 0x55;
*(bios + 0x5555) = 0x80;
*(bios + 0x5555) = 0xAA;
*(bios + 0x2AAA) = 0x55;
*(bios + 0x5555) = 0x10;
myusec_delay(100);
toggle_ready_jedec(bios);
// while ((*bios & 0x40) != 0x40)
//;
#if 0
toggle_ready_jedec(bios);
*(bios + 0x0ffff) = 0x30;
*(bios + 0x1ffff) = 0x30;
*(bios + 0x2ffff) = 0x30;
*(bios + 0x37fff) = 0x30;
*(bios + 0x39fff) = 0x30;
*(bios + 0x3bfff) = 0x30;
#endif
}
int write_49f002 (struct flashchip * flash, char * buf)
{
int i;
int total_size = flash->total_size * 1024, page_size = flash->page_size;
volatile char * bios = flash->virt_addr;
volatile char * dst = bios, * src = buf;
*bios = 0xF0;
myusec_delay(10);
erase_49f002(flash);
//*bios = 0xF0;
#if 1
printf ("Programming Page: ");
for (i = 0; i < total_size; i++) {
/* write to the sector */
printf ("address: 0x%08lx", i);
*(bios + 0x5555) = 0xAA;
*(bios + 0x2AAA) = 0x55;
*(bios + 0x5555) = 0xA0;
*dst++ = *buf++;
/* wait for Toggle bit ready */
toggle_ready_jedec(dst);
printf ("\b\b\b\b\b\b\b\b\b\b\b\b\b\b\b\b\b\b\b");
}
#endif
printf("\n");
}