mirror of
https://review.coreboot.org/flashrom.git
synced 2025-04-27 23:22:37 +02:00
I looked at the datasheet and erase_sector_39sf020() is totally and completely wrong
It was a straight cut'n'paste from SST 28SF040 code and the person doing the cut'n'paste didn't even bother to check the data sheet. The SST 39SF020 is completely incompatible with the 28SF040. No need for replacement. According to the data sheet, standard JEDEC commands will work and we have those commands in the tree already. Corresponding to flashrom svn r242 and coreboot v2 svn r3331. Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Acked-by: Joseph Smith <joe@settoplinux.org>
This commit is contained in:
parent
1b18b3c076
commit
fc52409252
15
sst39sf020.c
15
sst39sf020.c
@ -22,21 +22,6 @@
|
|||||||
#include <stdint.h>
|
#include <stdint.h>
|
||||||
#include "flash.h"
|
#include "flash.h"
|
||||||
|
|
||||||
#define AUTO_PG_ERASE1 0x20
|
|
||||||
#define AUTO_PG_ERASE2 0xD0
|
|
||||||
|
|
||||||
static __inline__ int erase_sector_39sf020(volatile uint8_t *bios,
|
|
||||||
unsigned long address)
|
|
||||||
{
|
|
||||||
*bios = AUTO_PG_ERASE1;
|
|
||||||
*(bios + address) = AUTO_PG_ERASE2;
|
|
||||||
|
|
||||||
/* wait for Toggle bit ready */
|
|
||||||
toggle_ready_jedec(bios);
|
|
||||||
|
|
||||||
return 0;
|
|
||||||
}
|
|
||||||
|
|
||||||
int write_39sf020(struct flashchip *flash, uint8_t *buf)
|
int write_39sf020(struct flashchip *flash, uint8_t *buf)
|
||||||
{
|
{
|
||||||
int i;
|
int i;
|
||||||
|
Loading…
x
Reference in New Issue
Block a user