mirror of
https://review.coreboot.org/flashrom.git
synced 2025-04-26 22:52:34 +02:00

Previously the internal programmer used its own code to initialize pcilib. This patch extracts the common code from the internal programmer and pcidev_init() into pcidev_init_common(). This fixes the non-existent PCI cleanup of the internal programmer and adds an additional safety by checking for an already existing PCI context. We got a nice shutdown function registration infrastructure, but did not use it very wisely. Instead we added shutdown functions to a myriad of programmers unnecessarily. In this patch we get rid of those that do only call pci_cleanup(pacc) by adding a shutdown function the pcidev.c itself that gets registered by pcidev_init(). Corresponding to flashrom svn r1642. Signed-off-by: Stefan Tauner <stefan.tauner@alumni.tuwien.ac.at> Acked-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
407 lines
11 KiB
C
407 lines
11 KiB
C
/*
|
|
* This file is part of the flashrom project.
|
|
*
|
|
* Copyright (C) 2009 Carl-Daniel Hailfinger
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
*/
|
|
|
|
#include <strings.h>
|
|
#include <string.h>
|
|
#include <stdlib.h>
|
|
#include "flash.h"
|
|
#include "programmer.h"
|
|
#include "hwaccess.h"
|
|
|
|
#if NEED_PCI == 1
|
|
struct pci_dev *pci_dev_find_filter(struct pci_filter filter)
|
|
{
|
|
struct pci_dev *temp;
|
|
|
|
for (temp = pacc->devices; temp; temp = temp->next)
|
|
if (pci_filter_match(&filter, temp))
|
|
return temp;
|
|
|
|
return NULL;
|
|
}
|
|
|
|
struct pci_dev *pci_dev_find_vendorclass(uint16_t vendor, uint16_t devclass)
|
|
{
|
|
struct pci_dev *temp;
|
|
struct pci_filter filter;
|
|
uint16_t tmp2;
|
|
|
|
pci_filter_init(NULL, &filter);
|
|
filter.vendor = vendor;
|
|
|
|
for (temp = pacc->devices; temp; temp = temp->next)
|
|
if (pci_filter_match(&filter, temp)) {
|
|
/* Read PCI class */
|
|
tmp2 = pci_read_word(temp, 0x0a);
|
|
if (tmp2 == devclass)
|
|
return temp;
|
|
}
|
|
|
|
return NULL;
|
|
}
|
|
|
|
struct pci_dev *pci_dev_find(uint16_t vendor, uint16_t device)
|
|
{
|
|
struct pci_dev *temp;
|
|
struct pci_filter filter;
|
|
|
|
pci_filter_init(NULL, &filter);
|
|
filter.vendor = vendor;
|
|
filter.device = device;
|
|
|
|
for (temp = pacc->devices; temp; temp = temp->next)
|
|
if (pci_filter_match(&filter, temp))
|
|
return temp;
|
|
|
|
return NULL;
|
|
}
|
|
|
|
struct pci_dev *pci_card_find(uint16_t vendor, uint16_t device,
|
|
uint16_t card_vendor, uint16_t card_device)
|
|
{
|
|
struct pci_dev *temp;
|
|
struct pci_filter filter;
|
|
|
|
pci_filter_init(NULL, &filter);
|
|
filter.vendor = vendor;
|
|
filter.device = device;
|
|
|
|
for (temp = pacc->devices; temp; temp = temp->next)
|
|
if (pci_filter_match(&filter, temp)) {
|
|
if ((card_vendor ==
|
|
pci_read_word(temp, PCI_SUBSYSTEM_VENDOR_ID))
|
|
&& (card_device ==
|
|
pci_read_word(temp, PCI_SUBSYSTEM_ID)))
|
|
return temp;
|
|
}
|
|
|
|
return NULL;
|
|
}
|
|
#endif
|
|
|
|
#if CONFIG_INTERNAL == 1
|
|
int force_boardenable = 0;
|
|
int force_boardmismatch = 0;
|
|
|
|
#if defined(__i386__) || defined(__x86_64__)
|
|
void probe_superio(void)
|
|
{
|
|
probe_superio_winbond();
|
|
/* ITE probe causes SMSC LPC47N217 to power off the serial UART.
|
|
* Always probe for SMSC first, and if a SMSC Super I/O is detected
|
|
* at a given I/O port, do _not_ probe that port with the ITE probe.
|
|
* This means SMSC probing must be done before ITE probing.
|
|
*/
|
|
//probe_superio_smsc();
|
|
probe_superio_ite();
|
|
}
|
|
|
|
int superio_count = 0;
|
|
#define SUPERIO_MAX_COUNT 3
|
|
|
|
struct superio superios[SUPERIO_MAX_COUNT];
|
|
|
|
int register_superio(struct superio s)
|
|
{
|
|
if (superio_count == SUPERIO_MAX_COUNT)
|
|
return 1;
|
|
superios[superio_count++] = s;
|
|
return 0;
|
|
}
|
|
|
|
#endif
|
|
|
|
int is_laptop = 0;
|
|
int laptop_ok = 0;
|
|
|
|
static void internal_chip_writeb(const struct flashctx *flash, uint8_t val,
|
|
chipaddr addr);
|
|
static void internal_chip_writew(const struct flashctx *flash, uint16_t val,
|
|
chipaddr addr);
|
|
static void internal_chip_writel(const struct flashctx *flash, uint32_t val,
|
|
chipaddr addr);
|
|
static uint8_t internal_chip_readb(const struct flashctx *flash,
|
|
const chipaddr addr);
|
|
static uint16_t internal_chip_readw(const struct flashctx *flash,
|
|
const chipaddr addr);
|
|
static uint32_t internal_chip_readl(const struct flashctx *flash,
|
|
const chipaddr addr);
|
|
static void internal_chip_readn(const struct flashctx *flash, uint8_t *buf,
|
|
const chipaddr addr, size_t len);
|
|
static const struct par_programmer par_programmer_internal = {
|
|
.chip_readb = internal_chip_readb,
|
|
.chip_readw = internal_chip_readw,
|
|
.chip_readl = internal_chip_readl,
|
|
.chip_readn = internal_chip_readn,
|
|
.chip_writeb = internal_chip_writeb,
|
|
.chip_writew = internal_chip_writew,
|
|
.chip_writel = internal_chip_writel,
|
|
.chip_writen = fallback_chip_writen,
|
|
};
|
|
|
|
enum chipbustype internal_buses_supported = BUS_NONE;
|
|
|
|
static int internal_shutdown(void *data)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
int internal_init(void)
|
|
{
|
|
#if __FLASHROM_LITTLE_ENDIAN__
|
|
int ret = 0;
|
|
#endif
|
|
int force_laptop = 0;
|
|
int not_a_laptop = 0;
|
|
const char *board_vendor = NULL;
|
|
const char *board_model = NULL;
|
|
const char *cb_vendor = NULL;
|
|
const char *cb_model = NULL;
|
|
char *arg;
|
|
|
|
arg = extract_programmer_param("boardenable");
|
|
if (arg && !strcmp(arg,"force")) {
|
|
force_boardenable = 1;
|
|
} else if (arg && !strlen(arg)) {
|
|
msg_perr("Missing argument for boardenable.\n");
|
|
free(arg);
|
|
return 1;
|
|
} else if (arg) {
|
|
msg_perr("Unknown argument for boardenable: %s\n", arg);
|
|
free(arg);
|
|
return 1;
|
|
}
|
|
free(arg);
|
|
|
|
arg = extract_programmer_param("boardmismatch");
|
|
if (arg && !strcmp(arg,"force")) {
|
|
force_boardmismatch = 1;
|
|
} else if (arg && !strlen(arg)) {
|
|
msg_perr("Missing argument for boardmismatch.\n");
|
|
free(arg);
|
|
return 1;
|
|
} else if (arg) {
|
|
msg_perr("Unknown argument for boardmismatch: %s\n", arg);
|
|
free(arg);
|
|
return 1;
|
|
}
|
|
free(arg);
|
|
|
|
arg = extract_programmer_param("laptop");
|
|
if (arg && !strcmp(arg, "force_I_want_a_brick"))
|
|
force_laptop = 1;
|
|
else if (arg && !strcmp(arg, "this_is_not_a_laptop"))
|
|
not_a_laptop = 1;
|
|
else if (arg && !strlen(arg)) {
|
|
msg_perr("Missing argument for laptop.\n");
|
|
free(arg);
|
|
return 1;
|
|
} else if (arg) {
|
|
msg_perr("Unknown argument for laptop: %s\n", arg);
|
|
free(arg);
|
|
return 1;
|
|
}
|
|
free(arg);
|
|
|
|
arg = extract_programmer_param("mainboard");
|
|
if (arg && strlen(arg)) {
|
|
if (board_parse_parameter(arg, &board_vendor, &board_model)) {
|
|
free(arg);
|
|
return 1;
|
|
}
|
|
} else if (arg && !strlen(arg)) {
|
|
msg_perr("Missing argument for mainboard.\n");
|
|
free(arg);
|
|
return 1;
|
|
}
|
|
free(arg);
|
|
|
|
if (rget_io_perms())
|
|
return 1;
|
|
if (register_shutdown(internal_shutdown, NULL))
|
|
return 1;
|
|
|
|
/* Default to Parallel/LPC/FWH flash devices. If a known host controller
|
|
* is found, the host controller init routine sets the
|
|
* internal_buses_supported bitfield.
|
|
*/
|
|
internal_buses_supported = BUS_NONSPI;
|
|
|
|
/* Initialize PCI access for flash enables */
|
|
if (pci_init_common() != 0)
|
|
return 1;
|
|
|
|
if (processor_flash_enable()) {
|
|
msg_perr("Processor detection/init failed.\n"
|
|
"Aborting.\n");
|
|
return 1;
|
|
}
|
|
|
|
#if defined(__i386__) || defined(__x86_64__)
|
|
if ((cb_parse_table(&cb_vendor, &cb_model) == 0) && (board_vendor != NULL) && (board_model != NULL)) {
|
|
if (strcasecmp(board_vendor, cb_vendor) || strcasecmp(board_model, cb_model)) {
|
|
msg_pinfo("WARNING: The mainboard IDs set by -p internal:mainboard (%s:%s) do not\n"
|
|
" match the current coreboot IDs of the mainboard (%s:%s).\n",
|
|
board_vendor, board_model, cb_vendor, cb_model);
|
|
if (!force_boardmismatch)
|
|
return 1;
|
|
msg_pinfo("Continuing anyway.\n");
|
|
}
|
|
}
|
|
|
|
dmi_init();
|
|
|
|
/* In case Super I/O probing would cause pretty explosions. */
|
|
board_handle_before_superio();
|
|
|
|
/* Probe for the Super I/O chip and fill global struct superio. */
|
|
probe_superio();
|
|
#else
|
|
/* FIXME: Enable cbtable searching on all non-x86 platforms supported
|
|
* by coreboot.
|
|
* FIXME: Find a replacement for DMI on non-x86.
|
|
* FIXME: Enable Super I/O probing once port I/O is possible.
|
|
*/
|
|
#endif
|
|
|
|
/* Check laptop whitelist. */
|
|
board_handle_before_laptop();
|
|
|
|
/* Warn if a non-whitelisted laptop is detected. */
|
|
if (is_laptop && !laptop_ok) {
|
|
msg_perr("========================================================================\n");
|
|
if (is_laptop == 1) {
|
|
msg_perr("WARNING! You seem to be running flashrom on an unsupported laptop.\n");
|
|
} else {
|
|
msg_perr("WARNING! You may be running flashrom on an unsupported laptop. We could\n"
|
|
"not detect this for sure because your vendor has not setup the SMBIOS\n"
|
|
"tables correctly. You can enforce execution by adding\n"
|
|
"'-p internal:laptop=this_is_not_a_laptop' to the command line, but\n"
|
|
"please read the following warning if you are not sure.\n\n");
|
|
}
|
|
msg_perr("Laptops, notebooks and netbooks are difficult to support and we\n"
|
|
"recommend to use the vendor flashing utility. The embedded controller\n"
|
|
"(EC) in these machines often interacts badly with flashing.\n"
|
|
"See http://www.flashrom.org/Laptops for details.\n\n"
|
|
"If flash is shared with the EC, erase is guaranteed to brick your laptop\n"
|
|
"and write may brick your laptop.\n"
|
|
"Read and probe may irritate your EC and cause fan failure, backlight\n"
|
|
"failure and sudden poweroff.\n"
|
|
"You have been warned.\n"
|
|
"========================================================================\n");
|
|
|
|
if (force_laptop || (not_a_laptop && (is_laptop == 2))) {
|
|
msg_perr("Proceeding anyway because user forced us to.\n");
|
|
} else {
|
|
msg_perr("Aborting.\n");
|
|
return 1;
|
|
}
|
|
}
|
|
|
|
#if __FLASHROM_LITTLE_ENDIAN__
|
|
/* try to enable it. Failure IS an option, since not all motherboards
|
|
* really need this to be done, etc., etc.
|
|
*/
|
|
ret = chipset_flash_enable();
|
|
if (ret == -2) {
|
|
msg_perr("WARNING: No chipset found. Flash detection "
|
|
"will most likely fail.\n");
|
|
} else if (ret == ERROR_FATAL)
|
|
return ret;
|
|
|
|
#if defined(__i386__) || defined(__x86_64__)
|
|
/* Probe unconditionally for IT87* LPC->SPI translation and for
|
|
* IT87* Parallel write enable.
|
|
*/
|
|
init_superio_ite();
|
|
#endif
|
|
|
|
if (board_flash_enable(board_vendor, board_model, cb_vendor, cb_model)) {
|
|
msg_perr("Aborting to be safe.\n");
|
|
return 1;
|
|
}
|
|
|
|
#if defined(__i386__) || defined(__x86_64__) || defined (__mips)
|
|
register_par_programmer(&par_programmer_internal, internal_buses_supported);
|
|
return 0;
|
|
#else
|
|
msg_perr("Your platform is not supported yet for the internal "
|
|
"programmer due to missing\n"
|
|
"flash_base and top/bottom alignment information.\n"
|
|
"Aborting.\n");
|
|
return 1;
|
|
#endif
|
|
#else
|
|
/* FIXME: Remove this unconditional abort once all PCI drivers are
|
|
* converted to use little-endian accesses for memory BARs.
|
|
*/
|
|
msg_perr("Your platform is not supported yet for the internal "
|
|
"programmer because it has\n"
|
|
"not been converted from native endian to little endian "
|
|
"access yet.\n"
|
|
"Aborting.\n");
|
|
return 1;
|
|
#endif
|
|
}
|
|
#endif
|
|
|
|
static void internal_chip_writeb(const struct flashctx *flash, uint8_t val,
|
|
chipaddr addr)
|
|
{
|
|
mmio_writeb(val, (void *) addr);
|
|
}
|
|
|
|
static void internal_chip_writew(const struct flashctx *flash, uint16_t val,
|
|
chipaddr addr)
|
|
{
|
|
mmio_writew(val, (void *) addr);
|
|
}
|
|
|
|
static void internal_chip_writel(const struct flashctx *flash, uint32_t val,
|
|
chipaddr addr)
|
|
{
|
|
mmio_writel(val, (void *) addr);
|
|
}
|
|
|
|
static uint8_t internal_chip_readb(const struct flashctx *flash,
|
|
const chipaddr addr)
|
|
{
|
|
return mmio_readb((void *) addr);
|
|
}
|
|
|
|
static uint16_t internal_chip_readw(const struct flashctx *flash,
|
|
const chipaddr addr)
|
|
{
|
|
return mmio_readw((void *) addr);
|
|
}
|
|
|
|
static uint32_t internal_chip_readl(const struct flashctx *flash,
|
|
const chipaddr addr)
|
|
{
|
|
return mmio_readl((void *) addr);
|
|
}
|
|
|
|
static void internal_chip_readn(const struct flashctx *flash, uint8_t *buf,
|
|
const chipaddr addr, size_t len)
|
|
{
|
|
mmio_readn((void *)addr, buf, len);
|
|
return;
|
|
}
|