mirror of
https://review.coreboot.org/flashrom.git
synced 2025-04-26 22:52:34 +02:00
5561955b11
Previously the internal programmer used its own code to initialize pcilib. This patch extracts the common code from the internal programmer and pcidev_init() into pcidev_init_common(). This fixes the non-existent PCI cleanup of the internal programmer and adds an additional safety by checking for an already existing PCI context. We got a nice shutdown function registration infrastructure, but did not use it very wisely. Instead we added shutdown functions to a myriad of programmers unnecessarily. In this patch we get rid of those that do only call pci_cleanup(pacc) by adding a shutdown function the pcidev.c itself that gets registered by pcidev_init(). Corresponding to flashrom svn r1642. Signed-off-by: Stefan Tauner <stefan.tauner@alumni.tuwien.ac.at> Acked-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
141 lines
4.1 KiB
C
141 lines
4.1 KiB
C
/*
|
|
* This file is part of the flashrom project.
|
|
*
|
|
* Copyright (C) 2009 Rudolf Marek <r.marek@assembler.cz>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
*/
|
|
|
|
/* Datasheets can be found on http://www.siliconimage.com. Great thanks! */
|
|
|
|
#include "programmer.h"
|
|
#include "hwaccess.h"
|
|
|
|
#define PCI_VENDOR_ID_SII 0x1095
|
|
|
|
#define SATASII_MEMMAP_SIZE 0x100
|
|
|
|
static uint8_t *sii_bar;
|
|
static uint16_t id;
|
|
|
|
const struct dev_entry satas_sii[] = {
|
|
{0x1095, 0x0680, OK, "Silicon Image", "PCI0680 Ultra ATA-133 Host Ctrl"},
|
|
{0x1095, 0x3112, OK, "Silicon Image", "SiI 3112 [SATALink/SATARaid] SATA Ctrl"},
|
|
{0x1095, 0x3114, OK, "Silicon Image", "SiI 3114 [SATALink/SATARaid] SATA Ctrl"},
|
|
{0x1095, 0x3124, OK, "Silicon Image", "SiI 3124 PCI-X SATA Ctrl"},
|
|
{0x1095, 0x3132, OK, "Silicon Image", "SiI 3132 SATA Raid II Ctrl"},
|
|
{0x1095, 0x3512, OK, "Silicon Image", "SiI 3512 [SATALink/SATARaid] SATA Ctrl"},
|
|
|
|
{0},
|
|
};
|
|
|
|
static void satasii_chip_writeb(const struct flashctx *flash, uint8_t val, chipaddr addr);
|
|
static uint8_t satasii_chip_readb(const struct flashctx *flash, const chipaddr addr);
|
|
static const struct par_programmer par_programmer_satasii = {
|
|
.chip_readb = satasii_chip_readb,
|
|
.chip_readw = fallback_chip_readw,
|
|
.chip_readl = fallback_chip_readl,
|
|
.chip_readn = fallback_chip_readn,
|
|
.chip_writeb = satasii_chip_writeb,
|
|
.chip_writew = fallback_chip_writew,
|
|
.chip_writel = fallback_chip_writel,
|
|
.chip_writen = fallback_chip_writen,
|
|
};
|
|
|
|
static int satasii_shutdown(void *data)
|
|
{
|
|
physunmap(sii_bar, SATASII_MEMMAP_SIZE);
|
|
return 0;
|
|
}
|
|
|
|
static uint32_t satasii_wait_done(void)
|
|
{
|
|
uint32_t ctrl_reg;
|
|
int i = 0;
|
|
while ((ctrl_reg = pci_mmio_readl(sii_bar)) & (1 << 25)) {
|
|
if (++i > 10000) {
|
|
msg_perr("%s: control register stuck at %08x, ignoring.\n",
|
|
__func__, pci_mmio_readl(sii_bar));
|
|
break;
|
|
}
|
|
}
|
|
return ctrl_reg;
|
|
}
|
|
|
|
int satasii_init(void)
|
|
{
|
|
uint32_t addr;
|
|
uint16_t reg_offset;
|
|
|
|
if (rget_io_perms())
|
|
return 1;
|
|
|
|
pcidev_init(PCI_BASE_ADDRESS_0, satas_sii);
|
|
|
|
id = pcidev_dev->device_id;
|
|
|
|
if ((id == 0x3132) || (id == 0x3124)) {
|
|
addr = pci_read_long(pcidev_dev, PCI_BASE_ADDRESS_0) & ~0x07;
|
|
reg_offset = 0x70;
|
|
} else {
|
|
addr = pci_read_long(pcidev_dev, PCI_BASE_ADDRESS_5) & ~0x07;
|
|
reg_offset = 0x50;
|
|
}
|
|
|
|
sii_bar = physmap("SATA SiI registers", addr, SATASII_MEMMAP_SIZE) + reg_offset;
|
|
|
|
/* Check if ROM cycle are OK. */
|
|
if ((id != 0x0680) && (!(pci_mmio_readl(sii_bar) & (1 << 26))))
|
|
msg_pinfo("Warning: Flash seems unconnected.\n");
|
|
|
|
if (register_shutdown(satasii_shutdown, NULL))
|
|
return 1;
|
|
|
|
register_par_programmer(&par_programmer_satasii, BUS_PARALLEL);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void satasii_chip_writeb(const struct flashctx *flash, uint8_t val, chipaddr addr)
|
|
{
|
|
uint32_t data_reg;
|
|
uint32_t ctrl_reg = satasii_wait_done();
|
|
|
|
/* Mask out unused/reserved bits, set writes and start transaction. */
|
|
ctrl_reg &= 0xfcf80000;
|
|
ctrl_reg |= (1 << 25) | (0 << 24) | ((uint32_t) addr & 0x7ffff);
|
|
|
|
data_reg = (pci_mmio_readl((sii_bar + 4)) & ~0xff) | val;
|
|
pci_mmio_writel(data_reg, (sii_bar + 4));
|
|
pci_mmio_writel(ctrl_reg, sii_bar);
|
|
|
|
satasii_wait_done();
|
|
}
|
|
|
|
static uint8_t satasii_chip_readb(const struct flashctx *flash, const chipaddr addr)
|
|
{
|
|
uint32_t ctrl_reg = satasii_wait_done();
|
|
|
|
/* Mask out unused/reserved bits, set reads and start transaction. */
|
|
ctrl_reg &= 0xfcf80000;
|
|
ctrl_reg |= (1 << 25) | (1 << 24) | ((uint32_t) addr & 0x7ffff);
|
|
|
|
pci_mmio_writel(ctrl_reg, sii_bar);
|
|
|
|
satasii_wait_done();
|
|
|
|
return (pci_mmio_readl(sii_bar + 4)) & 0xff;
|
|
}
|