mirror of
https://review.coreboot.org/flashrom.git
synced 2025-04-26 22:52:34 +02:00

Tested mainboards: OK: - AOpen UK79G-1394 (used in EZ18 barebones) Reported by Lawrence Gough - ASUS M4N78 SE Reported by Dima Veselov - ASUS P5LD2-VM Mark board enable as tested (reported by Dima Veselov) - GIGABYTE GA-970A-UD3P (rev. 2.0) Reported by trucmar on IRC - GIGABYTE GA-990FXA-UD3 (rev. 4.0) Reported by ROKO__ on IRC - GIGABYTE GA-H77-DS3H (rev. 1.1) Reported by Evgeniy Edigarev - GIGABYTE GA-P55-USB3 (rev. 2.0) Reported by Måns Thörnqvist - MSI MS-7817 (H81M-E33) Reported by Igor Kolker Chipsets: - Marked Intel Bay Trail (0x0f1c) as tested OK Reported by Antonio Ospite - Refine Intel IDs * Add IDs for Braswell * Add IDs for 9 Series PCHs (e.g. H97, Z97) * Rename Wellsburg devices slightly Flash chips: - Atmel AT25DF041A to PREW (+PREW) Reported by Tai-hwa Liang - Atmel AT26DF161 to PREW (+EW) Reported by Steve Shenton - Atmel AT45DB011D to PREW (+PREW) Reported by The Raven - Atmel AT45DB642D to PREW (+PREW) Reported by Mahesh Mokal - Eon EN25F32 to PREW (+PREW) Reported by Arman Khodabande - Eon EN25F40 to PREW (+REW) Reported by Jerrad Pierce - Eon EN25QH16 to PREW (+EW) Reported by Ben Johnson - GigaDevice GD25Q20(B) to PREW (+PREW) Reported by Gilles Aurejac - Macronix MX25U6435E/F to PR (+PR) Reported by Matt Taggart - PMC Pm25LV512(A) to PREW (+PREW) Reported by The Raven - SST SST39VF020 to PREW (+PREW) Reported by Urja Rannikko - Winbond W25Q40.V to PREW (+EW) Reported by Torben Nielsen - Add E variants of MX25Lx006 (MX25L2006E, MX25L4006E, MX25L8006E). - Add MX25L6465E variant. - There was never a MX25L12805 AFAICT. - Split MX25L12805 from models with the same ID but an additional 32 kB eraser: MX25L12835F/MX25L12845E/MX25L12865E. - Add a bunch of ST parallel NOR flash chip IDs. Miscellaneous: - Whitelist ThinkPad X200. - Constify master parameter of register_master(). - Remove FEATURE_BYTEWRITES because it was never used at all. - Refine hwseq messages and make them less prominent. - Fix the yet unused PRIxCHIPADDR format string thingy. - Fix copy&paste error in spi_prettyprint_status_register_bp(). Spotted by Pablo Cases. - Add an additional SMBus controller revision to identify another Yangtze model. Thanks to Dan Christensen for reporting this issue. - dediprog: add missing include for stdlib.h. This fixes (at least) building on FreeBSD and DragonflyBSD with gcc. - Remove references to struct pci_filter from programmer.h. It is only needed in internal.c where it has a complete type. Having it in programmer.h provokes a warning by some old versions of gcc. - Tiny other stuff. Corresponding to flashrom svn r1879. Signed-off-by: Stefan Tauner <stefan.tauner@alumni.tuwien.ac.at> Acked-by: Stefan Tauner <stefan.tauner@alumni.tuwien.ac.at>
2728 lines
92 KiB
C
2728 lines
92 KiB
C
/*
|
|
* This file is part of the flashrom project.
|
|
*
|
|
* Copyright (C) 2005-2007 coresystems GmbH <stepan@coresystems.de>
|
|
* Copyright (C) 2006 Uwe Hermann <uwe@hermann-uwe.de>
|
|
* Copyright (C) 2007-2009 Luc Verhaegen <libv@skynet.be>
|
|
* Copyright (C) 2007 Carl-Daniel Hailfinger
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
*/
|
|
|
|
/*
|
|
* Contains the board specific flash enables.
|
|
*/
|
|
|
|
#include <strings.h>
|
|
#include <string.h>
|
|
#include <stdlib.h>
|
|
#include "flash.h"
|
|
#include "programmer.h"
|
|
#include "hwaccess.h"
|
|
|
|
#if defined(__i386__) || defined(__x86_64__)
|
|
/*
|
|
* Helper functions for many Winbond Super I/Os of the W836xx range.
|
|
*/
|
|
/* Enter extended functions */
|
|
void w836xx_ext_enter(uint16_t port)
|
|
{
|
|
OUTB(0x87, port);
|
|
OUTB(0x87, port);
|
|
}
|
|
|
|
/* Leave extended functions */
|
|
void w836xx_ext_leave(uint16_t port)
|
|
{
|
|
OUTB(0xAA, port);
|
|
}
|
|
|
|
/* Generic Super I/O helper functions */
|
|
uint8_t sio_read(uint16_t port, uint8_t reg)
|
|
{
|
|
OUTB(reg, port);
|
|
return INB(port + 1);
|
|
}
|
|
|
|
void sio_write(uint16_t port, uint8_t reg, uint8_t data)
|
|
{
|
|
OUTB(reg, port);
|
|
OUTB(data, port + 1);
|
|
}
|
|
|
|
void sio_mask(uint16_t port, uint8_t reg, uint8_t data, uint8_t mask)
|
|
{
|
|
uint8_t tmp;
|
|
|
|
OUTB(reg, port);
|
|
tmp = INB(port + 1) & ~mask;
|
|
OUTB(tmp | (data & mask), port + 1);
|
|
}
|
|
|
|
/* Winbond W83697 documentation indicates that the index register has to be written for each access. */
|
|
void sio_mask_alzheimer(uint16_t port, uint8_t reg, uint8_t data, uint8_t mask)
|
|
{
|
|
uint8_t tmp;
|
|
|
|
OUTB(reg, port);
|
|
tmp = INB(port + 1) & ~mask;
|
|
OUTB(reg, port);
|
|
OUTB(tmp | (data & mask), port + 1);
|
|
}
|
|
|
|
/* Not used yet. */
|
|
#if 0
|
|
static int enable_flash_decode_superio(void)
|
|
{
|
|
int ret;
|
|
uint8_t tmp;
|
|
|
|
switch (superio.vendor) {
|
|
case SUPERIO_VENDOR_NONE:
|
|
ret = -1;
|
|
break;
|
|
case SUPERIO_VENDOR_ITE:
|
|
enter_conf_mode_ite(superio.port);
|
|
/* Enable flash mapping. Works for most old ITE style Super I/O. */
|
|
tmp = sio_read(superio.port, 0x24);
|
|
tmp |= 0xfc;
|
|
sio_write(superio.port, 0x24, tmp);
|
|
exit_conf_mode_ite(superio.port);
|
|
ret = 0;
|
|
break;
|
|
default:
|
|
msg_pdbg("Unhandled Super I/O type!\n");
|
|
ret = -1;
|
|
break;
|
|
}
|
|
return ret;
|
|
}
|
|
#endif
|
|
|
|
/*
|
|
* SMSC FDC37B787: Raise GPIO50
|
|
*/
|
|
static int fdc37b787_gpio50_raise(uint16_t port)
|
|
{
|
|
uint8_t id, val;
|
|
|
|
OUTB(0x55, port); /* enter conf mode */
|
|
id = sio_read(port, 0x20);
|
|
if (id != 0x44) {
|
|
msg_perr("\nERROR: FDC37B787: Wrong ID 0x%02X.\n", id);
|
|
OUTB(0xAA, port); /* leave conf mode */
|
|
return -1;
|
|
}
|
|
|
|
sio_write(port, 0x07, 0x08); /* Select Aux I/O subdevice */
|
|
|
|
val = sio_read(port, 0xC8); /* GP50 */
|
|
if ((val & 0x1B) != 0x10) /* output, no invert, GPIO */
|
|
{
|
|
msg_perr("\nERROR: GPIO50 mode 0x%02X unexpected.\n", val);
|
|
OUTB(0xAA, port);
|
|
return -1;
|
|
}
|
|
|
|
sio_mask(port, 0xF9, 0x01, 0x01);
|
|
|
|
OUTB(0xAA, port); /* Leave conf mode */
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - Nokia IP530: Intel 440BX + PIIX4 + FDC37B787
|
|
*/
|
|
static int fdc37b787_gpio50_raise_3f0(void)
|
|
{
|
|
return fdc37b787_gpio50_raise(0x3f0);
|
|
}
|
|
|
|
struct winbond_mux {
|
|
uint8_t reg; /* 0 if the corresponding pin is not muxed */
|
|
uint8_t data; /* reg/data/mask may be directly ... */
|
|
uint8_t mask; /* ... passed to sio_mask */
|
|
};
|
|
|
|
struct winbond_port {
|
|
const struct winbond_mux *mux; /* NULL or pointer to mux info for the 8 bits */
|
|
uint8_t ldn; /* LDN this GPIO register is located in */
|
|
uint8_t enable_bit; /* bit in 0x30 of that LDN to enable
|
|
the GPIO port */
|
|
uint8_t base; /* base register in that LDN for the port */
|
|
};
|
|
|
|
struct winbond_chip {
|
|
uint8_t device_id; /* reg 0x20 of the expected w83626x */
|
|
uint8_t gpio_port_count;
|
|
const struct winbond_port *port;
|
|
};
|
|
|
|
|
|
#define UNIMPLEMENTED_PORT {NULL, 0, 0, 0}
|
|
|
|
enum winbond_id {
|
|
WINBOND_W83627HF_ID = 0x52,
|
|
WINBOND_W83627EHF_ID = 0x88,
|
|
WINBOND_W83627THF_ID = 0x82,
|
|
WINBOND_W83697HF_ID = 0x60,
|
|
};
|
|
|
|
static const struct winbond_mux w83627hf_port2_mux[8] = {
|
|
{0x2A, 0x01, 0x01}, /* or MIDI */
|
|
{0x2B, 0x80, 0x80}, /* or SPI */
|
|
{0x2B, 0x40, 0x40}, /* or SPI */
|
|
{0x2B, 0x20, 0x20}, /* or power LED */
|
|
{0x2B, 0x10, 0x10}, /* or watchdog */
|
|
{0x2B, 0x08, 0x08}, /* or infra red */
|
|
{0x2B, 0x04, 0x04}, /* or infra red */
|
|
{0x2B, 0x03, 0x03} /* or IRQ1 input */
|
|
};
|
|
|
|
static const struct winbond_port w83627hf[3] = {
|
|
UNIMPLEMENTED_PORT,
|
|
{w83627hf_port2_mux, 0x08, 0, 0xF0},
|
|
UNIMPLEMENTED_PORT,
|
|
};
|
|
|
|
static const struct winbond_mux w83627ehf_port2_mux[8] = {
|
|
{0x29, 0x06, 0x02}, /* or MIDI */
|
|
{0x29, 0x06, 0x02},
|
|
{0x24, 0x02, 0x00}, /* or SPI ROM interface */
|
|
{0x24, 0x02, 0x00},
|
|
{0x2A, 0x01, 0x01}, /* or keyboard/mouse interface */
|
|
{0x2A, 0x01, 0x01},
|
|
{0x2A, 0x01, 0x01},
|
|
{0x2A, 0x01, 0x01},
|
|
};
|
|
|
|
static const struct winbond_port w83627ehf[6] = {
|
|
UNIMPLEMENTED_PORT,
|
|
{w83627ehf_port2_mux, 0x09, 0, 0xE3},
|
|
UNIMPLEMENTED_PORT,
|
|
UNIMPLEMENTED_PORT,
|
|
UNIMPLEMENTED_PORT,
|
|
UNIMPLEMENTED_PORT,
|
|
};
|
|
|
|
static const struct winbond_mux w83627thf_port4_mux[8] = {
|
|
{0x2D, 0x01, 0x01}, /* or watchdog or VID level strap */
|
|
{0x2D, 0x02, 0x02}, /* or resume reset */
|
|
{0x2D, 0x04, 0x04}, /* or S3 input */
|
|
{0x2D, 0x08, 0x08}, /* or PSON# */
|
|
{0x2D, 0x10, 0x10}, /* or PWROK */
|
|
{0x2D, 0x20, 0x20}, /* or suspend LED */
|
|
{0x2D, 0x40, 0x40}, /* or panel switch input */
|
|
{0x2D, 0x80, 0x80}, /* or panel switch output */
|
|
};
|
|
|
|
static const struct winbond_port w83627thf[5] = {
|
|
UNIMPLEMENTED_PORT, /* GPIO1 */
|
|
UNIMPLEMENTED_PORT, /* GPIO2 */
|
|
UNIMPLEMENTED_PORT, /* GPIO3 */
|
|
{w83627thf_port4_mux, 0x09, 1, 0xF4},
|
|
UNIMPLEMENTED_PORT, /* GPIO5 */
|
|
};
|
|
|
|
static const struct winbond_chip winbond_chips[] = {
|
|
{WINBOND_W83627HF_ID, ARRAY_SIZE(w83627hf), w83627hf },
|
|
{WINBOND_W83627EHF_ID, ARRAY_SIZE(w83627ehf), w83627ehf},
|
|
{WINBOND_W83627THF_ID, ARRAY_SIZE(w83627thf), w83627thf},
|
|
};
|
|
|
|
#define WINBOND_SUPERIO_PORT1 0x2e
|
|
#define WINBOND_SUPERIO_PORT2 0x4e
|
|
|
|
/* We don't really care about the hardware monitor, but it offers better (more specific) device ID info than
|
|
* the simple device ID in the normal configuration registers.
|
|
* Note: This function expects to be called while the Super I/O is in config mode.
|
|
*/
|
|
static uint8_t w836xx_deviceid_hwmon(uint16_t sio_port)
|
|
{
|
|
uint16_t hwmport;
|
|
uint16_t hwm_vendorid;
|
|
uint8_t hwm_deviceid;
|
|
|
|
sio_write(sio_port, 0x07, 0x0b); /* Select LDN 0xb (HWM). */
|
|
if ((sio_read(sio_port, 0x30) & (1 << 0)) != (1 << 0)) {
|
|
msg_pinfo("W836xx hardware monitor disabled or does not exist.\n");
|
|
return 0;
|
|
}
|
|
/* Get HWM base address (stored in LDN 0xb, index 0x60/0x61). */
|
|
hwmport = sio_read(sio_port, 0x60) << 8;
|
|
hwmport |= sio_read(sio_port, 0x61);
|
|
/* HWM address register = HWM base address + 5. */
|
|
hwmport += 5;
|
|
msg_pdbg2("W836xx Hardware Monitor at port %04x\n", hwmport);
|
|
/* FIXME: This busy check should happen before each HWM access. */
|
|
if (INB(hwmport) & 0x80) {
|
|
msg_pinfo("W836xx hardware monitor busy, ignoring it.\n");
|
|
return 0;
|
|
}
|
|
/* Set HBACS=1. */
|
|
sio_mask_alzheimer(hwmport, 0x4e, 0x80, 0x80);
|
|
/* Read upper byte of vendor ID. */
|
|
hwm_vendorid = sio_read(hwmport, 0x4f) << 8;
|
|
/* Set HBACS=0. */
|
|
sio_mask_alzheimer(hwmport, 0x4e, 0x00, 0x80);
|
|
/* Read lower byte of vendor ID. */
|
|
hwm_vendorid |= sio_read(hwmport, 0x4f);
|
|
if (hwm_vendorid != 0x5ca3) {
|
|
msg_pinfo("W836xx hardware monitor vendor ID weirdness: expected 0x5ca3, got %04x\n",
|
|
hwm_vendorid);
|
|
return 0;
|
|
}
|
|
/* Set Bank=0. */
|
|
sio_mask_alzheimer(hwmport, 0x4e, 0x00, 0x07);
|
|
/* Read "chip" ID. We call this one the device ID. */
|
|
hwm_deviceid = sio_read(hwmport, 0x58);
|
|
return hwm_deviceid;
|
|
}
|
|
|
|
void probe_superio_winbond(void)
|
|
{
|
|
struct superio s = {0};
|
|
uint16_t winbond_ports[] = {WINBOND_SUPERIO_PORT1, WINBOND_SUPERIO_PORT2, 0};
|
|
uint16_t *i = winbond_ports;
|
|
uint8_t model;
|
|
uint8_t tmp;
|
|
|
|
s.vendor = SUPERIO_VENDOR_WINBOND;
|
|
for (; *i; i++) {
|
|
s.port = *i;
|
|
/* If we're already in Super I/O config more, the W836xx enter sequence won't hurt. */
|
|
w836xx_ext_enter(s.port);
|
|
model = sio_read(s.port, 0x20);
|
|
/* No response, no point leaving the config mode. */
|
|
if (model == 0xff)
|
|
continue;
|
|
/* Try to leave config mode. If the ID register is still readable, it's not a Winbond chip. */
|
|
w836xx_ext_leave(s.port);
|
|
if (model == sio_read(s.port, 0x20)) {
|
|
msg_pdbg("W836xx enter config mode worked or we were already in config mode. W836xx "
|
|
"leave config mode had no effect.\n");
|
|
if (model == 0x87) {
|
|
/* ITE IT8707F and IT8710F are special: They need the W837xx enter sequence,
|
|
* but they want the ITE exit sequence. Handle them here.
|
|
*/
|
|
tmp = sio_read(s.port, 0x21);
|
|
switch (tmp) {
|
|
case 0x07:
|
|
case 0x10:
|
|
s.vendor = SUPERIO_VENDOR_ITE;
|
|
s.model = (0x87 << 8) | tmp ;
|
|
msg_pdbg("Found ITE Super I/O, ID 0x%04hx on port "
|
|
"0x%x\n", s.model, s.port);
|
|
register_superio(s);
|
|
/* Exit ITE config mode. */
|
|
exit_conf_mode_ite(s.port);
|
|
/* Restore vendor for next loop iteration. */
|
|
s.vendor = SUPERIO_VENDOR_WINBOND;
|
|
continue;
|
|
}
|
|
}
|
|
msg_pinfo("Active config mode, unknown reg 0x20 ID: %02x.\n", model);
|
|
msg_pinfo("Please send the output of \"flashrom -V -p internal\" to \n"
|
|
"flashrom@flashrom.org with W836xx: your board name: flashrom -V\n"
|
|
"as the subject to help us finish support for your Super I/O. Thanks.\n");
|
|
continue;
|
|
}
|
|
/* The Super I/O reacts to W836xx enter and exit config mode, it's probably Winbond. */
|
|
w836xx_ext_enter(s.port);
|
|
s.model = sio_read(s.port, 0x20);
|
|
switch (s.model) {
|
|
case WINBOND_W83627HF_ID:
|
|
case WINBOND_W83627EHF_ID:
|
|
case WINBOND_W83627THF_ID:
|
|
msg_pdbg("Found Winbond Super I/O, id 0x%02hx\n", s.model);
|
|
register_superio(s);
|
|
break;
|
|
case WINBOND_W83697HF_ID:
|
|
/* This code is extremely paranoid. */
|
|
tmp = sio_read(s.port, 0x26) & 0x40;
|
|
if (((tmp == 0x00) && (s.port != WINBOND_SUPERIO_PORT1)) ||
|
|
((tmp == 0x40) && (s.port != WINBOND_SUPERIO_PORT2))) {
|
|
msg_pdbg("Winbond Super I/O probe weirdness: Port mismatch for ID "
|
|
"0x%02x at port 0x%04x\n", s.model, s.port);
|
|
break;
|
|
}
|
|
tmp = w836xx_deviceid_hwmon(s.port);
|
|
/* FIXME: This might be too paranoid... */
|
|
if (!tmp) {
|
|
msg_pdbg("Probably not a Winbond Super I/O\n");
|
|
break;
|
|
}
|
|
if (tmp != s.model) {
|
|
msg_pinfo("W83 series hardware monitor device ID weirdness: expected 0x%02x, "
|
|
"got 0x%02x\n", WINBOND_W83697HF_ID, tmp);
|
|
break;
|
|
}
|
|
msg_pinfo("Found Winbond Super I/O, id 0x%02hx\n", s.model);
|
|
register_superio(s);
|
|
break;
|
|
}
|
|
w836xx_ext_leave(s.port);
|
|
}
|
|
return;
|
|
}
|
|
|
|
static const struct winbond_chip *winbond_superio_chipdef(void)
|
|
{
|
|
int i, j;
|
|
|
|
for (i = 0; i < superio_count; i++) {
|
|
if (superios[i].vendor != SUPERIO_VENDOR_WINBOND)
|
|
continue;
|
|
for (j = 0; j < ARRAY_SIZE(winbond_chips); j++)
|
|
if (winbond_chips[j].device_id == superios[i].model)
|
|
return &winbond_chips[j];
|
|
}
|
|
return NULL;
|
|
}
|
|
|
|
/*
|
|
* The chipid parameter goes away as soon as we have Super I/O matching in the
|
|
* board enable table. The call to winbond_superio_detect() goes away as
|
|
* soon as we have generic Super I/O detection code.
|
|
*/
|
|
static int winbond_gpio_set(uint16_t base, enum winbond_id chipid,
|
|
int pin, int raise)
|
|
{
|
|
const struct winbond_chip *chip = NULL;
|
|
const struct winbond_port *gpio;
|
|
int port = pin / 10;
|
|
int bit = pin % 10;
|
|
|
|
chip = winbond_superio_chipdef();
|
|
if (!chip) {
|
|
msg_perr("\nERROR: No supported Winbond Super I/O found\n");
|
|
return -1;
|
|
}
|
|
if (chip->device_id != chipid) {
|
|
msg_perr("\nERROR: Found Winbond chip with ID 0x%x, "
|
|
"expected %x\n", chip->device_id, chipid);
|
|
return -1;
|
|
}
|
|
if (bit >= 8 || port == 0 || port > chip->gpio_port_count) {
|
|
msg_perr("\nERROR: winbond_gpio_set: Invalid GPIO number %d\n",
|
|
pin);
|
|
return -1;
|
|
}
|
|
|
|
gpio = &chip->port[port - 1];
|
|
|
|
if (gpio->ldn == 0) {
|
|
msg_perr("\nERROR: GPIO%d is not supported yet on this"
|
|
" winbond chip\n", port);
|
|
return -1;
|
|
}
|
|
|
|
w836xx_ext_enter(base);
|
|
|
|
/* Select logical device. */
|
|
sio_write(base, 0x07, gpio->ldn);
|
|
|
|
/* Activate logical device. */
|
|
sio_mask(base, 0x30, 1 << gpio->enable_bit, 1 << gpio->enable_bit);
|
|
|
|
/* Select GPIO function of that pin. */
|
|
if (gpio->mux && gpio->mux[bit].reg)
|
|
sio_mask(base, gpio->mux[bit].reg,
|
|
gpio->mux[bit].data, gpio->mux[bit].mask);
|
|
|
|
sio_mask(base, gpio->base + 0, 0, 1 << bit); /* Make pin output */
|
|
sio_mask(base, gpio->base + 2, 0, 1 << bit); /* Clear inversion */
|
|
sio_mask(base, gpio->base + 1, raise << bit, 1 << bit);
|
|
|
|
w836xx_ext_leave(base);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* Winbond W83627HF: Raise GPIO24.
|
|
*
|
|
* Suited for:
|
|
* - Agami Aruma
|
|
* - IWILL DK8-HTX
|
|
*/
|
|
static int w83627hf_gpio24_raise_2e(void)
|
|
{
|
|
return winbond_gpio_set(0x2e, WINBOND_W83627HF_ID, 24, 1);
|
|
}
|
|
|
|
/*
|
|
* Winbond W83627HF: Raise GPIO25.
|
|
*
|
|
* Suited for:
|
|
* - MSI MS-6577
|
|
*/
|
|
static int w83627hf_gpio25_raise_2e(void)
|
|
{
|
|
return winbond_gpio_set(0x2e, WINBOND_W83627HF_ID, 25, 1);
|
|
}
|
|
|
|
/*
|
|
* Winbond W83627EHF: Raise GPIO22.
|
|
*
|
|
* Suited for:
|
|
* - ASUS A8N-VM CSM: AMD Socket 939 + GeForce 6150 (C51) + MCP51
|
|
*/
|
|
static int w83627ehf_gpio22_raise_2e(void)
|
|
{
|
|
return winbond_gpio_set(0x2e, WINBOND_W83627EHF_ID, 22, 1);
|
|
}
|
|
|
|
/*
|
|
* Winbond W83627THF: Raise GPIO 44.
|
|
*
|
|
* Suited for:
|
|
* - MSI K8T Neo2-F V2.0
|
|
*/
|
|
static int w83627thf_gpio44_raise_2e(void)
|
|
{
|
|
return winbond_gpio_set(0x2e, WINBOND_W83627THF_ID, 44, 1);
|
|
}
|
|
|
|
/*
|
|
* Winbond W83627THF: Raise GPIO 44.
|
|
*
|
|
* Suited for:
|
|
* - MSI K8N Neo3
|
|
*/
|
|
static int w83627thf_gpio44_raise_4e(void)
|
|
{
|
|
return winbond_gpio_set(0x4e, WINBOND_W83627THF_ID, 44, 1);
|
|
}
|
|
|
|
/*
|
|
* Enable MEMW# and set ROM size to max.
|
|
* Supported chips: W83L517D, W83697HF/F/HG, W83697SF/UF/UG
|
|
*/
|
|
static void w836xx_memw_enable(uint16_t port)
|
|
{
|
|
w836xx_ext_enter(port);
|
|
if (!(sio_read(port, 0x24) & 0x02)) { /* Flash ROM enabled? */
|
|
/* Enable MEMW# and set ROM size select to max. (4M). */
|
|
sio_mask(port, 0x24, 0x28, 0x28);
|
|
}
|
|
w836xx_ext_leave(port);
|
|
}
|
|
|
|
/**
|
|
* Enable MEMW# and set ROM size to max.
|
|
* Supported chips:
|
|
* W83697HF/F/HG, W83697SF/UF/UG
|
|
*/
|
|
void w83697xx_memw_enable(uint16_t port)
|
|
{
|
|
w836xx_ext_enter(port);
|
|
if (!(sio_read(port, 0x24) & 0x02)) { /* Flash ROM enabled? */
|
|
if((sio_read(port, 0x2A) & 0xF0) == 0xF0) {
|
|
|
|
/* CR24 Bits 7 & 2 must be set to 0 enable the flash ROM */
|
|
/* address segments 000E0000h ~ 000FFFFFh on W83697SF/UF/UG */
|
|
/* These bits are reserved on W83697HF/F/HG */
|
|
/* Shouldn't be needed though. */
|
|
|
|
/* CR28 Bit3 must be set to 1 to enable flash access to */
|
|
/* FFE80000h ~ FFEFFFFFh on W83697SF/UF/UG. */
|
|
/* This bit is reserved on W83697HF/F/HG which default to 0 */
|
|
sio_mask(port, 0x28, 0x08, 0x08);
|
|
|
|
/* Enable MEMW# and set ROM size select to max. (4M)*/
|
|
sio_mask(port, 0x24, 0x28, 0x38);
|
|
|
|
} else {
|
|
msg_pwarn("Warning: Flash interface in use by GPIO!\n");
|
|
}
|
|
} else {
|
|
msg_pinfo("BIOS ROM is disabled\n");
|
|
}
|
|
w836xx_ext_leave(port);
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - Biostar M7VIQ: VIA KM266 + VT8235
|
|
*/
|
|
static int w83697xx_memw_enable_2e(void)
|
|
{
|
|
w83697xx_memw_enable(0x2E);
|
|
|
|
return 0;
|
|
}
|
|
|
|
|
|
/*
|
|
* Suited for:
|
|
* - DFI AD77: VIA KT400 + VT8235 + W83697HF
|
|
* - EPoX EP-8K5A2: VIA KT333 + VT8235
|
|
* - Albatron PM266A Pro: VIA P4M266A + VT8235
|
|
* - Shuttle AK31 (all versions): VIA KT266 + VT8233
|
|
* - ASUS A7V8X-MX SE and A7V400-MX: AMD K7 + VIA KM400A + VT8235
|
|
* - Tyan S2498 (Tomcat K7M): AMD Geode NX + VIA KM400 + VT8237
|
|
* - MSI KM4M-V and KM4AM-V: VIA KM400/KM400A + VT8237
|
|
* - MSI MS-6561 (745 Ultra): SiS 745 + W83697HF
|
|
* - MSI MS-6787 (P4MAM-V/P4MAM-L): VIA P4M266 + VT8235
|
|
* - ASRock K7S41: SiS 741 + SiS 963 + W83697HF
|
|
* - ASRock K7S41GX: SiS 741GX + SiS 963L + W83697HF
|
|
*/
|
|
static int w836xx_memw_enable_2e(void)
|
|
{
|
|
w836xx_memw_enable(0x2E);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - Termtek TK-3370 (rev. 2.5b)
|
|
*/
|
|
static int w836xx_memw_enable_4e(void)
|
|
{
|
|
w836xx_memw_enable(0x4E);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* Suited for all boards with ITE IT8705F.
|
|
* The SIS950 Super I/O probably requires a similar flash write enable.
|
|
*/
|
|
int it8705f_write_enable(uint8_t port)
|
|
{
|
|
uint8_t tmp;
|
|
int ret = 0;
|
|
|
|
enter_conf_mode_ite(port);
|
|
tmp = sio_read(port, 0x24);
|
|
/* Check if at least one flash segment is enabled. */
|
|
if (tmp & 0xf0) {
|
|
/* The IT8705F will respond to LPC cycles and translate them. */
|
|
internal_buses_supported = BUS_PARALLEL;
|
|
/* Flash ROM I/F Writes Enable */
|
|
tmp |= 0x04;
|
|
msg_pdbg("Enabling IT8705F flash ROM interface write.\n");
|
|
if (tmp & 0x02) {
|
|
/* The data sheet contradicts itself about max size. */
|
|
max_rom_decode.parallel = 1024 * 1024;
|
|
msg_pinfo("IT8705F with very unusual settings.\n"
|
|
"Please send the output of \"flashrom -V -p internal\" to flashrom@flashrom.org\n"
|
|
"with \"IT8705: your board name: flashrom -V\" as the subject to help us finish\n"
|
|
"support for your Super I/O. Thanks.\n");
|
|
ret = 1;
|
|
} else if (tmp & 0x08) {
|
|
max_rom_decode.parallel = 512 * 1024;
|
|
} else {
|
|
max_rom_decode.parallel = 256 * 1024;
|
|
}
|
|
/* Safety checks. The data sheet is unclear here: Segments 1+3
|
|
* overlap, no segment seems to cover top - 1MB to top - 512kB.
|
|
* We assume that certain combinations make no sense.
|
|
*/
|
|
if (((tmp & 0x02) && !(tmp & 0x08)) || /* 1 MB en, 512 kB dis */
|
|
(!(tmp & 0x10)) || /* 128 kB dis */
|
|
(!(tmp & 0x40))) { /* 256/512 kB dis */
|
|
msg_perr("Inconsistent IT8705F decode size!\n");
|
|
ret = 1;
|
|
}
|
|
if (sio_read(port, 0x25) != 0) {
|
|
msg_perr("IT8705F flash data pins disabled!\n");
|
|
ret = 1;
|
|
}
|
|
if (sio_read(port, 0x26) != 0) {
|
|
msg_perr("IT8705F flash address pins 0-7 disabled!\n");
|
|
ret = 1;
|
|
}
|
|
if (sio_read(port, 0x27) != 0) {
|
|
msg_perr("IT8705F flash address pins 8-15 disabled!\n");
|
|
ret = 1;
|
|
}
|
|
if ((sio_read(port, 0x29) & 0x10) != 0) {
|
|
msg_perr("IT8705F flash write enable pin disabled!\n");
|
|
ret = 1;
|
|
}
|
|
if ((sio_read(port, 0x29) & 0x08) != 0) {
|
|
msg_perr("IT8705F flash chip select pin disabled!\n");
|
|
ret = 1;
|
|
}
|
|
if ((sio_read(port, 0x29) & 0x04) != 0) {
|
|
msg_perr("IT8705F flash read strobe pin disabled!\n");
|
|
ret = 1;
|
|
}
|
|
if ((sio_read(port, 0x29) & 0x03) != 0) {
|
|
msg_perr("IT8705F flash address pins 16-17 disabled!\n");
|
|
/* Not really an error if you use flash chips smaller
|
|
* than 256 kByte, but such a configuration is unlikely.
|
|
*/
|
|
ret = 1;
|
|
}
|
|
msg_pdbg("Maximum IT8705F parallel flash decode size is %u.\n",
|
|
max_rom_decode.parallel);
|
|
if (ret) {
|
|
msg_pinfo("Not enabling IT8705F flash write.\n");
|
|
} else {
|
|
sio_write(port, 0x24, tmp);
|
|
}
|
|
} else {
|
|
msg_pdbg("No IT8705F flash segment enabled.\n");
|
|
ret = 0;
|
|
}
|
|
exit_conf_mode_ite(port);
|
|
|
|
return ret;
|
|
}
|
|
|
|
/*
|
|
* The ITE IT8707F is a custom chip made by ITE exclusively for ASUS.
|
|
* It uses the Winbond command sequence to enter extended configuration
|
|
* mode and the ITE sequence to exit.
|
|
*
|
|
* Registers seems similar to the ones on ITE IT8710F.
|
|
*/
|
|
static int it8707f_write_enable(uint8_t port)
|
|
{
|
|
uint8_t tmp;
|
|
|
|
w836xx_ext_enter(port);
|
|
|
|
/* Set bit 3 (GLB_REG_WE) of reg 0x23: Makes reg 0x24-0x2A rw */
|
|
tmp = sio_read(port, 0x23);
|
|
tmp |= (1 << 3);
|
|
sio_write(port, 0x23, tmp);
|
|
|
|
/* Set bit 2 (FLASH_WE) and bit 3 (FLASH_IF_EN) of reg 0x24 */
|
|
tmp = sio_read(port, 0x24);
|
|
tmp |= (1 << 2) | (1 << 3);
|
|
sio_write(port, 0x24, tmp);
|
|
|
|
/* Clear bit 3 (GLB_REG_WE) of reg 0x23: Makes reg 0x24-0x2A ro */
|
|
tmp = sio_read(port, 0x23);
|
|
tmp &= ~(1 << 3);
|
|
sio_write(port, 0x23, tmp);
|
|
|
|
exit_conf_mode_ite(port);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - ASUS P4SC-E: SiS 651 + 962 + ITE IT8707F
|
|
*/
|
|
static int it8707f_write_enable_2e(void)
|
|
{
|
|
return it8707f_write_enable(0x2e);
|
|
}
|
|
|
|
#define PC87360_ID 0xE1
|
|
#define PC87364_ID 0xE4
|
|
|
|
static int pc8736x_gpio_set(uint8_t chipid, uint8_t gpio, int raise)
|
|
{
|
|
static const int bankbase[] = {0, 4, 8, 10, 12};
|
|
int gpio_bank = gpio / 8;
|
|
int gpio_pin = gpio % 8;
|
|
uint16_t baseport;
|
|
uint8_t id, val;
|
|
|
|
if (gpio_bank > 4) {
|
|
msg_perr("PC8736x: Invalid GPIO %d\n", gpio);
|
|
return -1;
|
|
}
|
|
|
|
id = sio_read(0x2E, 0x20);
|
|
if (id != chipid) {
|
|
msg_perr("PC8736x: unexpected ID %02x (expected %02x)\n",
|
|
id, chipid);
|
|
return -1;
|
|
}
|
|
|
|
sio_write(0x2E, 0x07, 0x07); /* Select GPIO device. */
|
|
baseport = (sio_read(0x2E, 0x60) << 8) | sio_read(0x2E, 0x61);
|
|
if ((baseport & 0xFFF0) == 0xFFF0 || baseport == 0) {
|
|
msg_perr("PC87360: invalid GPIO base address %04x\n",
|
|
baseport);
|
|
return -1;
|
|
}
|
|
sio_mask (0x2E, 0x30, 0x01, 0x01); /* Enable logical device. */
|
|
sio_write(0x2E, 0xF0, gpio_bank * 16 + gpio_pin);
|
|
sio_mask (0x2E, 0xF1, 0x01, 0x01); /* Make pin output. */
|
|
|
|
val = INB(baseport + bankbase[gpio_bank]);
|
|
if (raise)
|
|
val |= 1 << gpio_pin;
|
|
else
|
|
val &= ~(1 << gpio_pin);
|
|
OUTB(val, baseport + bankbase[gpio_bank]);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* VIA VT823x: Set one of the GPIO pins.
|
|
*/
|
|
static int via_vt823x_gpio_set(uint8_t gpio, int raise)
|
|
{
|
|
struct pci_dev *dev;
|
|
uint16_t base;
|
|
uint8_t val, bit, offset;
|
|
|
|
dev = pci_dev_find_vendorclass(0x1106, 0x0601);
|
|
switch (dev->device_id) {
|
|
case 0x3177: /* VT8235 */
|
|
case 0x3227: /* VT8237/VT8237R */
|
|
case 0x3337: /* VT8237A */
|
|
break;
|
|
default:
|
|
msg_perr("\nERROR: VT823x ISA bridge not found.\n");
|
|
return -1;
|
|
}
|
|
|
|
if ((gpio >= 12) && (gpio <= 15)) {
|
|
/* GPIO12-15 -> output */
|
|
val = pci_read_byte(dev, 0xE4);
|
|
val |= 0x10;
|
|
pci_write_byte(dev, 0xE4, val);
|
|
} else if (gpio == 9) {
|
|
/* GPIO9 -> Output */
|
|
val = pci_read_byte(dev, 0xE4);
|
|
val |= 0x20;
|
|
pci_write_byte(dev, 0xE4, val);
|
|
} else if (gpio == 5) {
|
|
val = pci_read_byte(dev, 0xE4);
|
|
val |= 0x01;
|
|
pci_write_byte(dev, 0xE4, val);
|
|
} else {
|
|
msg_perr("\nERROR: "
|
|
"VT823x GPIO%02d is not implemented.\n", gpio);
|
|
return -1;
|
|
}
|
|
|
|
/* We need the I/O Base Address for this board's flash enable. */
|
|
base = pci_read_word(dev, 0x88) & 0xff80;
|
|
|
|
offset = 0x4C + gpio / 8;
|
|
bit = 0x01 << (gpio % 8);
|
|
|
|
val = INB(base + offset);
|
|
if (raise)
|
|
val |= bit;
|
|
else
|
|
val &= ~bit;
|
|
OUTB(val, base + offset);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - ASUS M2V-MX: VIA K8M890 + VT8237A + IT8716F
|
|
*/
|
|
static int via_vt823x_gpio5_raise(void)
|
|
{
|
|
/* On M2V-MX: GPO5 is connected to WP# and TBL#. */
|
|
return via_vt823x_gpio_set(5, 1);
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - VIA EPIA EK & N & NL
|
|
*/
|
|
static int via_vt823x_gpio9_raise(void)
|
|
{
|
|
return via_vt823x_gpio_set(9, 1);
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - VIA EPIA M and MII (and maybe other CLE266 based EPIAs)
|
|
*
|
|
* We don't need to do this for EPIA M when using coreboot, GPIO15 is never
|
|
* lowered there.
|
|
*/
|
|
static int via_vt823x_gpio15_raise(void)
|
|
{
|
|
return via_vt823x_gpio_set(15, 1);
|
|
}
|
|
|
|
/*
|
|
* Winbond W83697HF Super I/O + VIA VT8235 southbridge
|
|
*
|
|
* Suited for:
|
|
* - MSI KT4V and KT4V-L: AMD K7 + VIA KT400 + VT8235
|
|
* - MSI KT4 Ultra: AMD K7 + VIA KT400 + VT8235
|
|
*/
|
|
static int board_msi_kt4v(void)
|
|
{
|
|
int ret;
|
|
|
|
ret = via_vt823x_gpio_set(12, 1);
|
|
w836xx_memw_enable(0x2E);
|
|
|
|
return ret;
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - ASUS P5A
|
|
*
|
|
* This is rather nasty code, but there's no way to do this cleanly.
|
|
* We're basically talking to some unknown device on SMBus, my guess
|
|
* is that it is the Winbond W83781D that lives near the DIP BIOS.
|
|
*/
|
|
static int board_asus_p5a(void)
|
|
{
|
|
uint8_t tmp;
|
|
int i;
|
|
|
|
#define ASUSP5A_LOOP 5000
|
|
|
|
OUTB(0x00, 0xE807);
|
|
OUTB(0xEF, 0xE803);
|
|
|
|
OUTB(0xFF, 0xE800);
|
|
|
|
for (i = 0; i < ASUSP5A_LOOP; i++) {
|
|
OUTB(0xE1, 0xFF);
|
|
if (INB(0xE800) & 0x04)
|
|
break;
|
|
}
|
|
|
|
if (i == ASUSP5A_LOOP) {
|
|
msg_perr("Unable to contact device.\n");
|
|
return -1;
|
|
}
|
|
|
|
OUTB(0x20, 0xE801);
|
|
OUTB(0x20, 0xE1);
|
|
|
|
OUTB(0xFF, 0xE802);
|
|
|
|
for (i = 0; i < ASUSP5A_LOOP; i++) {
|
|
tmp = INB(0xE800);
|
|
if (tmp & 0x70)
|
|
break;
|
|
}
|
|
|
|
if ((i == ASUSP5A_LOOP) || !(tmp & 0x10)) {
|
|
msg_perr("Failed to read device.\n");
|
|
return -1;
|
|
}
|
|
|
|
tmp = INB(0xE804);
|
|
tmp &= ~0x02;
|
|
|
|
OUTB(0x00, 0xE807);
|
|
OUTB(0xEE, 0xE803);
|
|
|
|
OUTB(tmp, 0xE804);
|
|
|
|
OUTB(0xFF, 0xE800);
|
|
OUTB(0xE1, 0xFF);
|
|
|
|
OUTB(0x20, 0xE801);
|
|
OUTB(0x20, 0xE1);
|
|
|
|
OUTB(0xFF, 0xE802);
|
|
|
|
for (i = 0; i < ASUSP5A_LOOP; i++) {
|
|
tmp = INB(0xE800);
|
|
if (tmp & 0x70)
|
|
break;
|
|
}
|
|
|
|
if ((i == ASUSP5A_LOOP) || !(tmp & 0x10)) {
|
|
msg_perr("Failed to write to device.\n");
|
|
return -1;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* Set GPIO lines in the Broadcom HT-1000 southbridge.
|
|
*
|
|
* It's not a Super I/O but it uses the same index/data port method.
|
|
*/
|
|
static int board_hp_dl145_g3_enable(void)
|
|
{
|
|
/* GPIO 0 reg from PM regs */
|
|
/* Set GPIO 2 and 5 high, connected to flash WP# and TBL# pins. */
|
|
sio_mask(0xcd6, 0x44, 0x24, 0x24);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* Set GPIO lines in the Broadcom HT-1000 southbridge.
|
|
*
|
|
* It's not a Super I/O but it uses the same index/data port method.
|
|
*/
|
|
static int board_hp_dl165_g6_enable(void)
|
|
{
|
|
/* Variant of DL145, with slightly different pin placement. */
|
|
sio_mask(0xcd6, 0x44, 0x80, 0x80); /* TBL# */
|
|
sio_mask(0xcd6, 0x46, 0x04, 0x04); /* WP# */
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int board_ibm_x3455(void)
|
|
{
|
|
/* Raise GPIO13. */
|
|
sio_mask(0xcd6, 0x45, 0x20, 0x20);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - Elitegroup GeForce6100SM-M: NVIDIA MCP61 + ITE IT8726F
|
|
*/
|
|
static int board_ecs_geforce6100sm_m(void)
|
|
{
|
|
struct pci_dev *dev;
|
|
uint32_t tmp;
|
|
|
|
dev = pci_dev_find(0x10DE, 0x03EB); /* NVIDIA MCP61 SMBus. */
|
|
if (!dev) {
|
|
msg_perr("\nERROR: NVIDIA MCP61 SMBus not found.\n");
|
|
return -1;
|
|
}
|
|
|
|
tmp = pci_read_byte(dev, 0xE0);
|
|
tmp &= ~(1 << 3);
|
|
pci_write_byte(dev, 0xE0, tmp);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* Very similar to AMD 8111 IO Hub.
|
|
*/
|
|
static int nvidia_mcp_gpio_set(int gpio, int raise)
|
|
{
|
|
struct pci_dev *dev;
|
|
uint16_t base, devclass;
|
|
uint8_t tmp;
|
|
|
|
if ((gpio < 0) || (gpio >= 0x40)) {
|
|
msg_perr("\nERROR: unsupported GPIO: %d.\n", gpio);
|
|
return -1;
|
|
}
|
|
|
|
/* Check for the ISA bridge first. */
|
|
dev = pci_dev_find_vendorclass(0x10DE, 0x0601);
|
|
switch (dev->device_id) {
|
|
case 0x0030: /* CK804 */
|
|
case 0x0050: /* MCP04 */
|
|
case 0x0060: /* MCP2 */
|
|
case 0x00E0: /* CK8 */
|
|
break;
|
|
case 0x0260: /* MCP51 */
|
|
case 0x0261: /* MCP51 */
|
|
case 0x0360: /* MCP55 */
|
|
case 0x0364: /* MCP55 */
|
|
/* find SMBus controller on *this* southbridge */
|
|
/* The infamous Tyan S2915-E has two south bridges; they are
|
|
easily told apart from each other by the class of the
|
|
LPC bridge, but have the same SMBus bridge IDs */
|
|
if (dev->func != 0) {
|
|
msg_perr("MCP LPC bridge at unexpected function"
|
|
" number %d\n", dev->func);
|
|
return -1;
|
|
}
|
|
|
|
#if PCI_LIB_VERSION >= 0x020200
|
|
dev = pci_get_dev(pacc, dev->domain, dev->bus, dev->dev, 1);
|
|
#else
|
|
/* pciutils/libpci before version 2.2 is too old to support
|
|
* PCI domains. Such old machines usually don't have domains
|
|
* besides domain 0, so this is not a problem.
|
|
*/
|
|
dev = pci_get_dev(pacc, dev->bus, dev->dev, 1);
|
|
#endif
|
|
if (!dev) {
|
|
msg_perr("MCP SMBus controller could not be found\n");
|
|
return -1;
|
|
}
|
|
devclass = pci_read_word(dev, PCI_CLASS_DEVICE);
|
|
if (devclass != 0x0C05) {
|
|
msg_perr("Unexpected device class %04x for SMBus"
|
|
" controller\n", devclass);
|
|
return -1;
|
|
}
|
|
break;
|
|
default:
|
|
msg_perr("\nERROR: no NVIDIA LPC/SMBus controller found.\n");
|
|
return -1;
|
|
}
|
|
|
|
base = pci_read_long(dev, 0x64) & 0x0000FF00; /* System control area */
|
|
base += 0xC0;
|
|
|
|
tmp = INB(base + gpio);
|
|
tmp &= ~0x0F; /* null lower nibble */
|
|
tmp |= 0x04; /* gpio -> output. */
|
|
if (raise)
|
|
tmp |= 0x01;
|
|
OUTB(tmp, base + gpio);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - ASUS A8M2N-LA (HP OEM "NodusM3-GL8E"): NVIDIA MCP51
|
|
* - ASUS A8N-LA (HP OEM "Nagami-GL8E"): NVIDIA MCP51
|
|
* - ASUS M2NBP-VM CSM: NVIDIA MCP51
|
|
*/
|
|
static int nvidia_mcp_gpio0_raise(void)
|
|
{
|
|
return nvidia_mcp_gpio_set(0x00, 1);
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - abit KN8 Ultra: NVIDIA CK804
|
|
*/
|
|
static int nvidia_mcp_gpio2_lower(void)
|
|
{
|
|
return nvidia_mcp_gpio_set(0x02, 0);
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - Foxconn 6150K8MD-8EKRSH: Socket 939 + NVIDIA MCP51
|
|
* - MSI K8N Neo4(-F/-FI/-FX/Platinum): NVIDIA CK804
|
|
* - MSI K8NGM2-L: NVIDIA MCP51
|
|
* - MSI K9N SLI: NVIDIA MCP55
|
|
*/
|
|
static int nvidia_mcp_gpio2_raise(void)
|
|
{
|
|
return nvidia_mcp_gpio_set(0x02, 1);
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - EPoX EP-8NPA7I: Socket 754 + NVIDIA nForce4 4X
|
|
*/
|
|
static int nvidia_mcp_gpio4_raise(void)
|
|
{
|
|
return nvidia_mcp_gpio_set(0x04, 1);
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - HP xw9400 (Tyan S2915-E OEM): Dual(!) NVIDIA MCP55
|
|
*
|
|
* Notes: a) There are two MCP55 chips, so also two SMBus bridges on that
|
|
* board. We can't tell the SMBus logical devices apart, but we
|
|
* can tell the LPC bridge functions apart.
|
|
* We need to choose the SMBus bridge next to the LPC bridge with
|
|
* ID 0x364 and the "LPC bridge" class.
|
|
* b) #TBL is hardwired on that board to a pull-down. It can be
|
|
* overridden by connecting the two solder points next to F2.
|
|
*/
|
|
static int nvidia_mcp_gpio5_raise(void)
|
|
{
|
|
return nvidia_mcp_gpio_set(0x05, 1);
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - abit NF7-S: NVIDIA CK804
|
|
*/
|
|
static int nvidia_mcp_gpio8_raise(void)
|
|
{
|
|
return nvidia_mcp_gpio_set(0x08, 1);
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - GIGABYTE GA-K8NS Pro-939: Socket 939 + NVIDIA nForce3 + CK8
|
|
*/
|
|
static int nvidia_mcp_gpio0a_raise(void)
|
|
{
|
|
return nvidia_mcp_gpio_set(0x0a, 1);
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - MSI K8N Neo Platinum: Socket 754 + nForce3 Ultra + CK8
|
|
* - MSI K8N Neo2 Platinum: Socket 939 + nForce3 Ultra + CK8
|
|
*/
|
|
static int nvidia_mcp_gpio0c_raise(void)
|
|
{
|
|
return nvidia_mcp_gpio_set(0x0c, 1);
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - abit NF-M2 nView: Socket AM2 + NVIDIA MCP51
|
|
*/
|
|
static int nvidia_mcp_gpio4_lower(void)
|
|
{
|
|
return nvidia_mcp_gpio_set(0x04, 0);
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - ASUS P5ND2-SLI Deluxe: LGA775 + nForce4 SLI + MCP04
|
|
*/
|
|
static int nvidia_mcp_gpio10_raise(void)
|
|
{
|
|
return nvidia_mcp_gpio_set(0x10, 1);
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - GIGABYTE GA-K8N-SLI: AMD socket 939 + NVIDIA CK804 + ITE IT8712F
|
|
*/
|
|
static int nvidia_mcp_gpio21_raise(void)
|
|
{
|
|
return nvidia_mcp_gpio_set(0x21, 0x01);
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - EPoX EP-8RDA3+: Socket A + nForce2 Ultra 400 + MCP2
|
|
*/
|
|
static int nvidia_mcp_gpio31_raise(void)
|
|
{
|
|
return nvidia_mcp_gpio_set(0x31, 0x01);
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - GIGABYTE GA-K8N51GMF: Socket 754 + Geforce 6100 + MCP51
|
|
* - GIGABYTE GA-K8N51GMF-9: Socket 939 + Geforce 6100 + MCP51
|
|
*/
|
|
static int nvidia_mcp_gpio3b_raise(void)
|
|
{
|
|
return nvidia_mcp_gpio_set(0x3b, 1);
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - Sun Ultra 40 M2: Dual Socket F (1207) + MCP55
|
|
*/
|
|
static int board_sun_ultra_40_m2(void)
|
|
{
|
|
int ret;
|
|
uint8_t reg;
|
|
uint16_t base;
|
|
struct pci_dev *dev;
|
|
|
|
ret = nvidia_mcp_gpio4_lower();
|
|
if (ret)
|
|
return ret;
|
|
|
|
dev = pci_dev_find(0x10de, 0x0364); /* NVIDIA MCP55 LPC bridge */
|
|
if (!dev) {
|
|
msg_perr("\nERROR: NVIDIA MCP55 LPC bridge not found.\n");
|
|
return -1;
|
|
}
|
|
|
|
base = pci_read_word(dev, 0xb4); /* some IO BAR? */
|
|
if (!base)
|
|
return -1;
|
|
|
|
reg = INB(base + 0x4b);
|
|
reg |= 0x10;
|
|
OUTB(reg, base + 0x4b);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - Artec Group DBE61 and DBE62
|
|
*/
|
|
static int board_artecgroup_dbe6x(void)
|
|
{
|
|
#define DBE6x_MSR_DIVIL_BALL_OPTS 0x51400015
|
|
#define DBE6x_PRI_BOOT_LOC_SHIFT 2
|
|
#define DBE6x_BOOT_OP_LATCHED_SHIFT 8
|
|
#define DBE6x_SEC_BOOT_LOC_SHIFT 10
|
|
#define DBE6x_PRI_BOOT_LOC (3 << DBE6x_PRI_BOOT_LOC_SHIFT)
|
|
#define DBE6x_BOOT_OP_LATCHED (3 << DBE6x_BOOT_OP_LATCHED_SHIFT)
|
|
#define DBE6x_SEC_BOOT_LOC (3 << DBE6x_SEC_BOOT_LOC_SHIFT)
|
|
#define DBE6x_BOOT_LOC_FLASH 2
|
|
#define DBE6x_BOOT_LOC_FWHUB 3
|
|
|
|
msr_t msr;
|
|
unsigned long boot_loc;
|
|
|
|
/* Geode only has a single core */
|
|
if (setup_cpu_msr(0))
|
|
return -1;
|
|
|
|
msr = rdmsr(DBE6x_MSR_DIVIL_BALL_OPTS);
|
|
|
|
if ((msr.lo & (DBE6x_BOOT_OP_LATCHED)) ==
|
|
(DBE6x_BOOT_LOC_FWHUB << DBE6x_BOOT_OP_LATCHED_SHIFT))
|
|
boot_loc = DBE6x_BOOT_LOC_FWHUB;
|
|
else
|
|
boot_loc = DBE6x_BOOT_LOC_FLASH;
|
|
|
|
msr.lo &= ~(DBE6x_PRI_BOOT_LOC | DBE6x_SEC_BOOT_LOC);
|
|
msr.lo |= ((boot_loc << DBE6x_PRI_BOOT_LOC_SHIFT) |
|
|
(boot_loc << DBE6x_SEC_BOOT_LOC_SHIFT));
|
|
|
|
wrmsr(DBE6x_MSR_DIVIL_BALL_OPTS, msr);
|
|
|
|
cleanup_cpu_msr();
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - ASUS A8AE-LE (Codename AmberineM; used in Compaq Presario 061)
|
|
* Datasheet(s) used:
|
|
* - AMD document 43009 "AMD SB700/710/750 Register Reference Guide" rev. 1.00
|
|
*/
|
|
static int amd_sbxxx_gpio9_raise(void)
|
|
{
|
|
struct pci_dev *dev;
|
|
uint32_t reg;
|
|
|
|
dev = pci_dev_find(0x1002, 0x4372); /* AMD SMBus controller */
|
|
if (!dev) {
|
|
msg_perr("\nERROR: AMD SMBus Controller (0x4372) not found.\n");
|
|
return -1;
|
|
}
|
|
|
|
reg = pci_read_long(dev, 0xA8); /* GPIO_12_to_4_Cntrl CI_Reg: A8h-ABh */
|
|
/* enable output (0: enable, 1: tristate):
|
|
GPIO9 output enable is at bit 5 in 0xA9 */
|
|
reg &= ~((uint32_t)1<<(8+5));
|
|
/* raise:
|
|
GPIO9 output register is at bit 5 in 0xA8 */
|
|
reg |= (1<<5);
|
|
pci_write_long(dev, 0xA8, reg);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* Helper function to raise/drop a given gpo line on Intel PIIX4{,E,M}.
|
|
*/
|
|
static int intel_piix4_gpo_set(unsigned int gpo, int raise)
|
|
{
|
|
unsigned int gpo_byte, gpo_bit;
|
|
struct pci_dev *dev;
|
|
uint32_t tmp, base;
|
|
|
|
/* GPO{0,8,27,28,30} are always available. */
|
|
static const uint32_t nonmuxed_gpos = 0x58000101;
|
|
|
|
static const struct {unsigned int reg, mask, value; } piix4_gpo[] = {
|
|
{0},
|
|
{0xB0, 0x0001, 0x0000}, /* GPO1... */
|
|
{0xB0, 0x0001, 0x0000},
|
|
{0xB0, 0x0001, 0x0000},
|
|
{0xB0, 0x0001, 0x0000},
|
|
{0xB0, 0x0001, 0x0000},
|
|
{0xB0, 0x0001, 0x0000},
|
|
{0xB0, 0x0001, 0x0000}, /* ...GPO7: GENCFG bit 0 */
|
|
{0},
|
|
{0xB0, 0x0100, 0x0000}, /* GPO9: GENCFG bit 8 */
|
|
{0xB0, 0x0200, 0x0000}, /* GPO10: GENCFG bit 9 */
|
|
{0xB0, 0x0400, 0x0000}, /* GPO11: GENCFG bit 10 */
|
|
{0x4E, 0x0100, 0x0000}, /* GPO12... */
|
|
{0x4E, 0x0100, 0x0000},
|
|
{0x4E, 0x0100, 0x0000}, /* ...GPO14: XBCS bit 8 */
|
|
{0xB2, 0x0002, 0x0002}, /* GPO15... */
|
|
{0xB2, 0x0002, 0x0002}, /* ...GPO16: GENCFG bit 17 */
|
|
{0xB2, 0x0004, 0x0004}, /* GPO17: GENCFG bit 18 */
|
|
{0xB2, 0x0008, 0x0008}, /* GPO18: GENCFG bit 19 */
|
|
{0xB2, 0x0010, 0x0010}, /* GPO19: GENCFG bit 20 */
|
|
{0xB2, 0x0020, 0x0020}, /* GPO20: GENCFG bit 21 */
|
|
{0xB2, 0x0040, 0x0040}, /* GPO21: GENCFG bit 22 */
|
|
{0xB2, 0x1000, 0x1000}, /* GPO22... */
|
|
{0xB2, 0x1000, 0x1000}, /* ...GPO23: GENCFG bit 28 */
|
|
{0xB2, 0x2000, 0x2000}, /* GPO24: GENCFG bit 29 */
|
|
{0xB2, 0x4000, 0x4000}, /* GPO25: GENCFG bit 30 */
|
|
{0xB2, 0x8000, 0x8000}, /* GPO26: GENCFG bit 31 */
|
|
{0},
|
|
{0},
|
|
{0x4E, 0x0100, 0x0000}, /* ...GPO29: XBCS bit 8 */
|
|
{0}
|
|
};
|
|
|
|
dev = pci_dev_find(0x8086, 0x7110); /* Intel PIIX4 ISA bridge */
|
|
if (!dev) {
|
|
msg_perr("\nERROR: Intel PIIX4 ISA bridge not found.\n");
|
|
return -1;
|
|
}
|
|
|
|
/* Sanity check. */
|
|
if (gpo > 30) {
|
|
msg_perr("\nERROR: Intel PIIX4 has no GPO%d.\n", gpo);
|
|
return -1;
|
|
}
|
|
|
|
if ((((1 << gpo) & nonmuxed_gpos) == 0) &&
|
|
((pci_read_word(dev, piix4_gpo[gpo].reg) & piix4_gpo[gpo].mask) !=
|
|
piix4_gpo[gpo].value)) {
|
|
msg_perr("\nERROR: PIIX4 GPO%d not programmed for output.\n", gpo);
|
|
return -1;
|
|
}
|
|
|
|
dev = pci_dev_find(0x8086, 0x7113); /* Intel PIIX4 PM */
|
|
if (!dev) {
|
|
msg_perr("\nERROR: Intel PIIX4 PM not found.\n");
|
|
return -1;
|
|
}
|
|
|
|
/* PM IO base */
|
|
base = pci_read_long(dev, 0x40) & 0x0000FFC0;
|
|
|
|
gpo_byte = gpo >> 3;
|
|
gpo_bit = gpo & 7;
|
|
tmp = INB(base + 0x34 + gpo_byte); /* GPO register */
|
|
if (raise)
|
|
tmp |= 0x01 << gpo_bit;
|
|
else
|
|
tmp &= ~(0x01 << gpo_bit);
|
|
OUTB(tmp, base + 0x34 + gpo_byte);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - ASUS OPLX-M
|
|
* - ASUS P2B-N
|
|
*/
|
|
static int intel_piix4_gpo18_lower(void)
|
|
{
|
|
return intel_piix4_gpo_set(18, 0);
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - MSI MS-6163 v2 (MS-6163 Pro): Intel 440BX + PIIX4E + Winbond W83977EF
|
|
*/
|
|
static int intel_piix4_gpo14_raise(void)
|
|
{
|
|
return intel_piix4_gpo_set(14, 1);
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - EPoX EP-BX3
|
|
*/
|
|
static int intel_piix4_gpo22_raise(void)
|
|
{
|
|
return intel_piix4_gpo_set(22, 1);
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - abit BM6
|
|
*/
|
|
static int intel_piix4_gpo26_lower(void)
|
|
{
|
|
return intel_piix4_gpo_set(26, 0);
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - Intel SE440BX-2
|
|
*/
|
|
static int intel_piix4_gpo27_lower(void)
|
|
{
|
|
return intel_piix4_gpo_set(27, 0);
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - Dell OptiPlex GX1
|
|
*/
|
|
static int intel_piix4_gpo30_lower(void)
|
|
{
|
|
return intel_piix4_gpo_set(30, 0);
|
|
}
|
|
|
|
/*
|
|
* Set a GPIO line on a given Intel ICH LPC controller.
|
|
*/
|
|
static int intel_ich_gpio_set(int gpio, int raise)
|
|
{
|
|
/* Table mapping the different Intel ICH LPC chipsets. */
|
|
static struct {
|
|
uint16_t id;
|
|
uint8_t base_reg;
|
|
uint32_t bank0;
|
|
uint32_t bank1;
|
|
uint32_t bank2;
|
|
} intel_ich_gpio_table[] = {
|
|
{0x2410, 0x58, 0x0FE30000, 0, 0}, /* 82801AA (ICH) */
|
|
{0x2420, 0x58, 0x0FE30000, 0, 0}, /* 82801AB (ICH0) */
|
|
{0x2440, 0x58, 0x1BFF391B, 0, 0}, /* 82801BA (ICH2) */
|
|
{0x244C, 0x58, 0x1A23399B, 0, 0}, /* 82801BAM (ICH2M) */
|
|
{0x2450, 0x58, 0x1BFF0000, 0, 0}, /* 82801E (C-ICH) */
|
|
{0x2480, 0x58, 0x1BFF0000, 0x00000FFF, 0}, /* 82801CA (ICH3-S) */
|
|
{0x248C, 0x58, 0x1A230000, 0x00000FFF, 0}, /* 82801CAM (ICH3-M) */
|
|
{0x24C0, 0x58, 0x1BFF0000, 0x00000FFF, 0}, /* 82801DB/DBL (ICH4/ICH4-L) */
|
|
{0x24CC, 0x58, 0x1A030000, 0x00000FFF, 0}, /* 82801DBM (ICH4-M) */
|
|
{0x24D0, 0x58, 0x1BFF0000, 0x00030305, 0}, /* 82801EB/ER (ICH5/ICH5R) */
|
|
{0x2640, 0x48, 0x1BFF0000, 0x00030307, 0}, /* 82801FB/FR (ICH6/ICH6R) */
|
|
{0x2641, 0x48, 0x1BFF0000, 0x00030307, 0}, /* 82801FBM (ICH6M) */
|
|
{0x27B0, 0x48, 0xFFFFFFFF, 0x000300FF, 0}, /* 82801GDH (ICH7 DH) */
|
|
{0x27B8, 0x48, 0xFFFFFFFF, 0x000300FF, 0}, /* 82801GB/GR (ICH7 Family) */
|
|
{0x27B9, 0x48, 0xFFEBFFFE, 0x000300FE, 0}, /* 82801GBM (ICH7-M) */
|
|
{0x27BD, 0x48, 0xFFEBFFFE, 0x000300FE, 0}, /* 82801GHM (ICH7-M DH) */
|
|
{0x2810, 0x48, 0xFFFFFFFF, 0x00FF0FFF, 0}, /* 82801HB/HR (ICH8/R) */
|
|
{0x2811, 0x48, 0xFFFFFFFF, 0x00FF0FFF, 0}, /* 82801HBM (ICH8M-E) */
|
|
{0x2812, 0x48, 0xFFFFFFFF, 0x00FF0FFF, 0}, /* 82801HH (ICH8DH) */
|
|
{0x2814, 0x48, 0xFFFFFFFF, 0x00FF0FFF, 0}, /* 82801HO (ICH8DO) */
|
|
{0x2815, 0x48, 0xFFFFFFFF, 0x00FF0FFF, 0}, /* 82801HEM (ICH8M) */
|
|
{0x2912, 0x48, 0xFFFFFFFF, 0x00FFFFFF, 0}, /* 82801IH (ICH9DH) */
|
|
{0x2914, 0x48, 0xFFFFFFFF, 0x00FFFFFF, 0}, /* 82801IO (ICH9DO) */
|
|
{0x2916, 0x48, 0xFFFFFFFF, 0x00FFFFFF, 0}, /* 82801IR (ICH9R) */
|
|
{0x2917, 0x48, 0xFFFFFFFF, 0x00FFFFFF, 0}, /* 82801IEM (ICH9M-E) */
|
|
{0x2918, 0x48, 0xFFFFFFFF, 0x00FFFFFF, 0}, /* 82801IB (ICH9) */
|
|
{0x2919, 0x48, 0xFFFFFFFF, 0x00FFFFFF, 0}, /* 82801IBM (ICH9M) */
|
|
{0x3A14, 0x48, 0xFFFFFFFF, 0xFFFFFFFF, 0x00000100}, /* 82801JDO (ICH10DO) */
|
|
{0x3A16, 0x48, 0xFFFFFFFF, 0xFFFFFFFF, 0x00000100}, /* 82801JIR (ICH10R) */
|
|
{0x3A18, 0x48, 0xFFFFFFFF, 0xFFFFFFFF, 0x00000100}, /* 82801JIB (ICH10) */
|
|
{0x3A1A, 0x48, 0xFFFFFFFF, 0xFFFFFFFF, 0x00000100}, /* 82801JD (ICH10D) */
|
|
{0, 0, 0, 0, 0} /* end marker */
|
|
};
|
|
|
|
struct pci_dev *dev;
|
|
uint16_t base;
|
|
uint32_t tmp;
|
|
int i, allowed;
|
|
|
|
/* First, look for a known LPC bridge */
|
|
for (dev = pacc->devices; dev; dev = dev->next) {
|
|
uint16_t device_class;
|
|
/* libpci before version 2.2.4 does not store class info. */
|
|
device_class = pci_read_word(dev, PCI_CLASS_DEVICE);
|
|
if ((dev->vendor_id == 0x8086) &&
|
|
(device_class == 0x0601)) { /* ISA bridge */
|
|
/* Is this device in our list? */
|
|
for (i = 0; intel_ich_gpio_table[i].id; i++)
|
|
if (dev->device_id == intel_ich_gpio_table[i].id)
|
|
break;
|
|
|
|
if (intel_ich_gpio_table[i].id)
|
|
break;
|
|
}
|
|
}
|
|
|
|
if (!dev) {
|
|
msg_perr("\nERROR: No known Intel LPC bridge found.\n");
|
|
return -1;
|
|
}
|
|
|
|
/*
|
|
* According to the datasheets, all Intel ICHs have the GPIO bar 5:1
|
|
* strapped to zero. From some mobile ICH9 version on, this becomes
|
|
* 6:1. The mask below catches all.
|
|
*/
|
|
base = pci_read_word(dev, intel_ich_gpio_table[i].base_reg) & 0xFFC0;
|
|
|
|
/* Check whether the line is allowed. */
|
|
if (gpio < 32)
|
|
allowed = (intel_ich_gpio_table[i].bank0 >> gpio) & 0x01;
|
|
else if (gpio < 64)
|
|
allowed = (intel_ich_gpio_table[i].bank1 >> (gpio - 32)) & 0x01;
|
|
else
|
|
allowed = (intel_ich_gpio_table[i].bank2 >> (gpio - 64)) & 0x01;
|
|
|
|
if (!allowed) {
|
|
msg_perr("\nERROR: This Intel LPC bridge does not allow"
|
|
" setting GPIO%02d\n", gpio);
|
|
return -1;
|
|
}
|
|
|
|
msg_pdbg("\nIntel ICH LPC bridge: %sing GPIO%02d.\n",
|
|
raise ? "Rais" : "Dropp", gpio);
|
|
|
|
if (gpio < 32) {
|
|
/* Set line to GPIO. */
|
|
tmp = INL(base);
|
|
/* ICH/ICH0 multiplexes 27/28 on the line set. */
|
|
if ((gpio == 28) &&
|
|
((dev->device_id == 0x2410) || (dev->device_id == 0x2420)))
|
|
tmp |= 1 << 27;
|
|
else
|
|
tmp |= 1 << gpio;
|
|
OUTL(tmp, base);
|
|
|
|
/* As soon as we are talking to ICH8 and above, this register
|
|
decides whether we can set the gpio or not. */
|
|
if (dev->device_id > 0x2800) {
|
|
tmp = INL(base);
|
|
if (!(tmp & (1 << gpio))) {
|
|
msg_perr("\nERROR: This Intel LPC bridge"
|
|
" does not allow setting GPIO%02d\n",
|
|
gpio);
|
|
return -1;
|
|
}
|
|
}
|
|
|
|
/* Set GPIO to OUTPUT. */
|
|
tmp = INL(base + 0x04);
|
|
tmp &= ~(1 << gpio);
|
|
OUTL(tmp, base + 0x04);
|
|
|
|
/* Raise GPIO line. */
|
|
tmp = INL(base + 0x0C);
|
|
if (raise)
|
|
tmp |= 1 << gpio;
|
|
else
|
|
tmp &= ~(1 << gpio);
|
|
OUTL(tmp, base + 0x0C);
|
|
} else if (gpio < 64) {
|
|
gpio -= 32;
|
|
|
|
/* Set line to GPIO. */
|
|
tmp = INL(base + 0x30);
|
|
tmp |= 1 << gpio;
|
|
OUTL(tmp, base + 0x30);
|
|
|
|
/* As soon as we are talking to ICH8 and above, this register
|
|
decides whether we can set the gpio or not. */
|
|
if (dev->device_id > 0x2800) {
|
|
tmp = INL(base + 30);
|
|
if (!(tmp & (1 << gpio))) {
|
|
msg_perr("\nERROR: This Intel LPC bridge"
|
|
" does not allow setting GPIO%02d\n",
|
|
gpio + 32);
|
|
return -1;
|
|
}
|
|
}
|
|
|
|
/* Set GPIO to OUTPUT. */
|
|
tmp = INL(base + 0x34);
|
|
tmp &= ~(1 << gpio);
|
|
OUTL(tmp, base + 0x34);
|
|
|
|
/* Raise GPIO line. */
|
|
tmp = INL(base + 0x38);
|
|
if (raise)
|
|
tmp |= 1 << gpio;
|
|
else
|
|
tmp &= ~(1 << gpio);
|
|
OUTL(tmp, base + 0x38);
|
|
} else {
|
|
gpio -= 64;
|
|
|
|
/* Set line to GPIO. */
|
|
tmp = INL(base + 0x40);
|
|
tmp |= 1 << gpio;
|
|
OUTL(tmp, base + 0x40);
|
|
|
|
tmp = INL(base + 40);
|
|
if (!(tmp & (1 << gpio))) {
|
|
msg_perr("\nERROR: This Intel LPC bridge does "
|
|
"not allow setting GPIO%02d\n", gpio + 64);
|
|
return -1;
|
|
}
|
|
|
|
/* Set GPIO to OUTPUT. */
|
|
tmp = INL(base + 0x44);
|
|
tmp &= ~(1 << gpio);
|
|
OUTL(tmp, base + 0x44);
|
|
|
|
/* Raise GPIO line. */
|
|
tmp = INL(base + 0x48);
|
|
if (raise)
|
|
tmp |= 1 << gpio;
|
|
else
|
|
tmp &= ~(1 << gpio);
|
|
OUTL(tmp, base + 0x48);
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - abit IP35: Intel P35 + ICH9R
|
|
* - abit IP35 Pro: Intel P35 + ICH9R
|
|
* - ASUS P5LD2
|
|
* - ASUS P5LD2-MQ
|
|
* - ASUS P5LD2-VM
|
|
* - ASUS P5LD2-VM DH
|
|
*/
|
|
static int intel_ich_gpio16_raise(void)
|
|
{
|
|
return intel_ich_gpio_set(16, 1);
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - HP Puffer2-UL8E (ASUS PTGD-LA OEM): LGA775 + 915 + ICH6
|
|
*/
|
|
static int intel_ich_gpio18_raise(void)
|
|
{
|
|
return intel_ich_gpio_set(18, 1);
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - MSI MS-7046: LGA775 + 915P + ICH6
|
|
*/
|
|
static int intel_ich_gpio19_raise(void)
|
|
{
|
|
return intel_ich_gpio_set(19, 1);
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - ASUS P5BV-R: LGA775 + 3200 + ICH7
|
|
*/
|
|
static int intel_ich_gpio20_raise(void)
|
|
{
|
|
return intel_ich_gpio_set(20, 1);
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - ASUS CUSL2-C: Intel socket370 + 815 + ICH2
|
|
* - ASUS P4B266LM (Sony Vaio PCV-RX650): socket478 + 845D + ICH2
|
|
* - ASUS P4C800-E Deluxe: socket478 + 875P + ICH5
|
|
* - ASUS P4P800: Intel socket478 + 865PE + ICH5R
|
|
* - ASUS P4P800-E Deluxe: Intel socket478 + 865PE + ICH5R
|
|
* - ASUS P4P800-VM: Intel socket478 + 865PE + ICH5R
|
|
* - ASUS P4P800-X: Intel socket478 + 865PE + ICH5R
|
|
* - ASUS P5GD1 Pro: Intel LGA 775 + 915P + ICH6R
|
|
* - ASUS P5GD2 Premium: Intel LGA775 + 915G + ICH6R
|
|
* - ASUS P5GDC Deluxe: Intel socket775 + 915P + ICH6R
|
|
* - ASUS P5PE-VM: Intel LGA775 + 865G + ICH5
|
|
* - ASUS TUSL2-C: Intel socket370 + 815 + ICH2
|
|
* - Samsung Polaris 32: socket478 + 865P + ICH5
|
|
*/
|
|
static int intel_ich_gpio21_raise(void)
|
|
{
|
|
return intel_ich_gpio_set(21, 1);
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - ASUS P4B266: socket478 + Intel 845D + ICH2
|
|
* - ASUS P4B533-E: socket478 + 845E + ICH4
|
|
* - ASUS P4B-MX variant in HP Vectra VL420 SFF: socket478 + 845D + ICH2
|
|
* - TriGem Anaheim-3: socket370 + Intel 810 + ICH
|
|
*/
|
|
static int intel_ich_gpio22_raise(void)
|
|
{
|
|
return intel_ich_gpio_set(22, 1);
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - ASUS A8Jm (laptop): Intel 945 + ICH7
|
|
* - ASUS P5LP-LE used in ...
|
|
* - HP Media Center m7270.fr Desktop PC as "Lithium-UL8E"
|
|
* - Epson Endeavor MT7700
|
|
*/
|
|
static int intel_ich_gpio34_raise(void)
|
|
{
|
|
return intel_ich_gpio_set(34, 1);
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - AOpen i945GMx-VFX: Intel 945GM + ICH7-M used in ...
|
|
* - FSC ESPRIMO Q5010 (SMBIOS: D2544-B1)
|
|
*/
|
|
static int intel_ich_gpio38_raise(void)
|
|
{
|
|
return intel_ich_gpio_set(38, 1);
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - ASUS M6Ne (laptop): socket 479M (guessed) + Intel 855PM + ICH4-M
|
|
*/
|
|
static int intel_ich_gpio43_raise(void)
|
|
{
|
|
return intel_ich_gpio_set(43, 1);
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - HP Vectra VL400: 815 + ICH + PC87360
|
|
*/
|
|
static int board_hp_vl400(void)
|
|
{
|
|
int ret;
|
|
ret = intel_ich_gpio_set(25, 1); /* Master write enable ? */
|
|
if (!ret)
|
|
ret = pc8736x_gpio_set(PC87360_ID, 0x09, 1); /* #WP ? */
|
|
if (!ret)
|
|
ret = pc8736x_gpio_set(PC87360_ID, 0x27, 1); /* #TBL */
|
|
return ret;
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - HP e-Vectra P2706T: 810E + ICH + PC87364
|
|
*/
|
|
static int board_hp_p2706t(void)
|
|
{
|
|
int ret;
|
|
ret = pc8736x_gpio_set(PC87364_ID, 0x25, 1);
|
|
if (!ret)
|
|
ret = pc8736x_gpio_set(PC87364_ID, 0x26, 1);
|
|
return ret;
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - Dell PowerEdge 1850: Intel PPGA604 + E7520 + ICH5R
|
|
* - ASRock P4i65GV: Intel Socket478 + 865GV + ICH5R
|
|
* - ASRock 775i65G: Intel LGA 775 + 865G + ICH5
|
|
* - MSI MS-6391 (845 Pro4): Intel Socket478 + 845 + ICH2
|
|
*/
|
|
static int intel_ich_gpio23_raise(void)
|
|
{
|
|
return intel_ich_gpio_set(23, 1);
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - GIGABYTE GA-6IEM: Intel Socket370 + i815 + ICH2
|
|
* - GIGABYTE GA-8IRML: Intel Socket478 + i845 + ICH2
|
|
*/
|
|
static int intel_ich_gpio25_raise(void)
|
|
{
|
|
return intel_ich_gpio_set(25, 1);
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - IBASE MB899: i945GM + ICH7
|
|
*/
|
|
static int intel_ich_gpio26_raise(void)
|
|
{
|
|
return intel_ich_gpio_set(26, 1);
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - ASUS DSAN-DX
|
|
* - P4SD-LA (HP OEM): i865 + ICH5
|
|
* - GIGABYTE GA-8IP775: 865P + ICH5
|
|
* - GIGABYTE GA-8PE667 Ultra 2: socket 478 + i845PE + ICH4
|
|
* - MSI MS-6788-40 (aka 848P Neo-V)
|
|
*/
|
|
static int intel_ich_gpio32_raise(void)
|
|
{
|
|
return intel_ich_gpio_set(32, 1);
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - AOpen i975Xa-YDG: i975X + ICH7 + W83627EHF
|
|
*/
|
|
static int board_aopen_i975xa_ydg(void)
|
|
{
|
|
int ret;
|
|
|
|
/* Vendor BIOS ends up in LDN6... maybe the board enable is wrong,
|
|
* or perhaps it's not needed at all?
|
|
* The regs it tries to touch are 0xF0, 0xF1, 0xF2 which means if it
|
|
* were in the right LDN, it would have to be GPIO1 or GPIO3.
|
|
*/
|
|
/*
|
|
ret = winbond_gpio_set(0x2e, WINBOND_W83627EHF_ID, x, 0)
|
|
if (!ret)
|
|
*/
|
|
ret = intel_ich_gpio_set(33, 1);
|
|
|
|
return ret;
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - Acorp 6A815EPD: socket 370 + intel 815 + ICH2
|
|
*/
|
|
static int board_acorp_6a815epd(void)
|
|
{
|
|
int ret;
|
|
|
|
/* Lower Blocks Lock -- pin 7 of PLCC32 */
|
|
ret = intel_ich_gpio_set(22, 1);
|
|
if (!ret) /* Top Block Lock -- pin 8 of PLCC32 */
|
|
ret = intel_ich_gpio_set(23, 1);
|
|
|
|
return ret;
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - Kontron 986LCD-M: Socket478 + 915GM + ICH7R
|
|
*/
|
|
static int board_kontron_986lcd_m(void)
|
|
{
|
|
int ret;
|
|
|
|
ret = intel_ich_gpio_set(34, 1); /* #TBL */
|
|
if (!ret)
|
|
ret = intel_ich_gpio_set(35, 1); /* #WP */
|
|
|
|
return ret;
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - Soyo SY-7VCA: Pro133A + VT82C686
|
|
*/
|
|
static int via_apollo_gpo_set(int gpio, int raise)
|
|
{
|
|
struct pci_dev *dev;
|
|
uint32_t base, tmp;
|
|
|
|
/* VT82C686 power management */
|
|
dev = pci_dev_find(0x1106, 0x3057);
|
|
if (!dev) {
|
|
msg_perr("\nERROR: VT82C686 PM device not found.\n");
|
|
return -1;
|
|
}
|
|
|
|
msg_pdbg("\nVIA Apollo ACPI: %sing GPIO%02d.\n",
|
|
raise ? "Rais" : "Dropp", gpio);
|
|
|
|
/* Select GPO function on multiplexed pins. */
|
|
tmp = pci_read_byte(dev, 0x54);
|
|
switch (gpio) {
|
|
case 0:
|
|
tmp &= ~0x03;
|
|
break;
|
|
case 1:
|
|
tmp |= 0x04;
|
|
break;
|
|
case 2:
|
|
tmp |= 0x08;
|
|
break;
|
|
case 3:
|
|
tmp |= 0x10;
|
|
break;
|
|
}
|
|
pci_write_byte(dev, 0x54, tmp);
|
|
|
|
/* PM IO base */
|
|
base = pci_read_long(dev, 0x48) & 0x0000FF00;
|
|
|
|
/* Drop GPO0 */
|
|
tmp = INL(base + 0x4C);
|
|
if (raise)
|
|
tmp |= 1U << gpio;
|
|
else
|
|
tmp &= ~(1U << gpio);
|
|
OUTL(tmp, base + 0x4C);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - abit VT6X4: Pro133x + VT82C686A
|
|
* - abit VA6: Pro133x + VT82C686A
|
|
*/
|
|
static int via_apollo_gpo4_lower(void)
|
|
{
|
|
return via_apollo_gpo_set(4, 0);
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - Soyo SY-7VCA: Pro133A + VT82C686
|
|
*/
|
|
static int via_apollo_gpo0_lower(void)
|
|
{
|
|
return via_apollo_gpo_set(0, 0);
|
|
}
|
|
|
|
/*
|
|
* Enable some GPIO pin on SiS southbridge and enables SIO flash writes.
|
|
*
|
|
* Suited for:
|
|
* - MSI 651M-L: SiS651 / SiS962
|
|
* - GIGABYTE GA-8SIMLFS 2.0
|
|
* - GIGABYTE GA-8SIMLH
|
|
*/
|
|
static int sis_gpio0_raise_and_w836xx_memw(void)
|
|
{
|
|
struct pci_dev *dev;
|
|
uint16_t base, temp;
|
|
|
|
dev = pci_dev_find(0x1039, 0x0962);
|
|
if (!dev) {
|
|
msg_perr("Expected south bridge not found\n");
|
|
return 1;
|
|
}
|
|
|
|
base = pci_read_word(dev, 0x74);
|
|
temp = INW(base + 0x68);
|
|
temp &= ~(1 << 0); /* Make pin output? */
|
|
OUTW(temp, base + 0x68);
|
|
|
|
temp = INW(base + 0x64);
|
|
temp |= (1 << 0); /* Raise output? */
|
|
OUTW(temp, base + 0x64);
|
|
|
|
w836xx_memw_enable(0x2E);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* Find the runtime registers of an SMSC Super I/O, after verifying its
|
|
* chip ID.
|
|
*
|
|
* Returns the base port of the runtime register block, or 0 on error.
|
|
*/
|
|
static uint16_t smsc_find_runtime(uint16_t sio_port, uint16_t chip_id,
|
|
uint8_t logical_device)
|
|
{
|
|
uint16_t rt_port = 0;
|
|
|
|
/* Verify the chip ID. */
|
|
OUTB(0x55, sio_port); /* Enable configuration. */
|
|
if (sio_read(sio_port, 0x20) != chip_id) {
|
|
msg_perr("\nERROR: SMSC Super I/O not found.\n");
|
|
goto out;
|
|
}
|
|
|
|
/* If the runtime block is active, get its address. */
|
|
sio_write(sio_port, 0x07, logical_device);
|
|
if (sio_read(sio_port, 0x30) & 1) {
|
|
rt_port = (sio_read(sio_port, 0x60) << 8)
|
|
| sio_read(sio_port, 0x61);
|
|
}
|
|
|
|
if (rt_port == 0) {
|
|
msg_perr("\nERROR: "
|
|
"Super I/O runtime interface not available.\n");
|
|
}
|
|
out:
|
|
OUTB(0xaa, sio_port); /* Disable configuration. */
|
|
return rt_port;
|
|
}
|
|
|
|
/*
|
|
* Disable write protection on the Mitac 6513WU. WP# on the FWH is
|
|
* connected to GP30 on the Super I/O, and TBL# is always high.
|
|
*/
|
|
static int board_mitac_6513wu(void)
|
|
{
|
|
struct pci_dev *dev;
|
|
uint16_t rt_port;
|
|
uint8_t val;
|
|
|
|
dev = pci_dev_find(0x8086, 0x2410); /* Intel 82801AA ISA bridge */
|
|
if (!dev) {
|
|
msg_perr("\nERROR: Intel 82801AA ISA bridge not found.\n");
|
|
return -1;
|
|
}
|
|
|
|
rt_port = smsc_find_runtime(0x4e, 0x54 /* LPC47U33x */, 0xa);
|
|
if (rt_port == 0)
|
|
return -1;
|
|
|
|
/* Configure the GPIO pin. */
|
|
val = INB(rt_port + 0x33); /* GP30 config */
|
|
val &= ~0x87; /* Output, non-inverted, GPIO, push/pull */
|
|
OUTB(val, rt_port + 0x33);
|
|
|
|
/* Disable write protection. */
|
|
val = INB(rt_port + 0x4d); /* GP3 values */
|
|
val |= 0x01; /* Set GP30 high. */
|
|
OUTB(val, rt_port + 0x4d);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - abit AV8: Socket939 + K8T800Pro + VT8237
|
|
*/
|
|
static int board_abit_av8(void)
|
|
{
|
|
uint8_t val;
|
|
|
|
/* Raise GPO pins GP22 & GP23 */
|
|
val = INB(0x404E);
|
|
val |= 0xC0;
|
|
OUTB(val, 0x404E);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - ASUS A7V333: VIA KT333 + VT8233A + IT8703F
|
|
* - ASUS A7V8X: VIA KT400 + VT8235 + IT8703F
|
|
*/
|
|
static int it8703f_gpio51_raise(void)
|
|
{
|
|
uint16_t id, base;
|
|
uint8_t tmp;
|
|
|
|
/* Find the IT8703F. */
|
|
w836xx_ext_enter(0x2E);
|
|
id = (sio_read(0x2E, 0x20) << 8) | sio_read(0x2E, 0x21);
|
|
w836xx_ext_leave(0x2E);
|
|
|
|
if (id != 0x8701) {
|
|
msg_perr("\nERROR: IT8703F Super I/O not found.\n");
|
|
return -1;
|
|
}
|
|
|
|
/* Get the GP567 I/O base. */
|
|
w836xx_ext_enter(0x2E);
|
|
sio_write(0x2E, 0x07, 0x0C);
|
|
base = (sio_read(0x2E, 0x60) << 8) | sio_read(0x2E, 0x61);
|
|
w836xx_ext_leave(0x2E);
|
|
|
|
if (!base) {
|
|
msg_perr("\nERROR: Failed to read IT8703F Super I/O GPIO"
|
|
" Base.\n");
|
|
return -1;
|
|
}
|
|
|
|
/* Raise GP51. */
|
|
tmp = INB(base);
|
|
tmp |= 0x02;
|
|
OUTB(tmp, base);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* General routine for raising/dropping GPIO lines on the ITE IT87xx.
|
|
*/
|
|
static int it87_gpio_set(unsigned int gpio, int raise)
|
|
{
|
|
int allowed, sio;
|
|
unsigned int port;
|
|
uint16_t base, sioport;
|
|
uint8_t tmp;
|
|
|
|
/* IT87 GPIO configuration table */
|
|
static const struct it87cfg {
|
|
uint16_t id;
|
|
uint8_t base_reg;
|
|
uint32_t bank0;
|
|
uint32_t bank1;
|
|
uint32_t bank2;
|
|
} it87_gpio_table[] = {
|
|
{0x8712, 0x62, 0xCFF3FC00, 0x00FCFF3F, 0},
|
|
{0x8718, 0x62, 0xCFF37C00, 0xF3FCDF3F, 0x0000000F},
|
|
{0, 0, 0, 0, 0} /* end marker */
|
|
};
|
|
const struct it87cfg *cfg = NULL;
|
|
|
|
/* Find the Super I/O in the probed list */
|
|
for (sio = 0; sio < superio_count; sio++) {
|
|
int i;
|
|
if (superios[sio].vendor != SUPERIO_VENDOR_ITE)
|
|
continue;
|
|
|
|
/* Is this device in our list? */
|
|
for (i = 0; it87_gpio_table[i].id; i++)
|
|
if (superios[sio].model == it87_gpio_table[i].id) {
|
|
cfg = &it87_gpio_table[i];
|
|
goto found;
|
|
}
|
|
}
|
|
|
|
if (cfg == NULL) {
|
|
msg_perr("\nERROR: No IT87 Super I/O GPIO configuration "
|
|
"found.\n");
|
|
return -1;
|
|
}
|
|
|
|
found:
|
|
/* Check whether the gpio is allowed. */
|
|
if (gpio < 32)
|
|
allowed = (cfg->bank0 >> gpio) & 0x01;
|
|
else if (gpio < 64)
|
|
allowed = (cfg->bank1 >> (gpio - 32)) & 0x01;
|
|
else if (gpio < 96)
|
|
allowed = (cfg->bank2 >> (gpio - 64)) & 0x01;
|
|
else
|
|
allowed = 0;
|
|
|
|
if (!allowed) {
|
|
msg_perr("\nERROR: IT%02X does not allow setting GPIO%02u.\n",
|
|
cfg->id, gpio);
|
|
return -1;
|
|
}
|
|
|
|
/* Read the Simple I/O Base Address Register */
|
|
sioport = superios[sio].port;
|
|
enter_conf_mode_ite(sioport);
|
|
sio_write(sioport, 0x07, 0x07);
|
|
base = (sio_read(sioport, cfg->base_reg) << 8) |
|
|
sio_read(sioport, cfg->base_reg + 1);
|
|
exit_conf_mode_ite(sioport);
|
|
|
|
if (!base) {
|
|
msg_perr("\nERROR: Failed to read IT87 Super I/O GPIO Base.\n");
|
|
return -1;
|
|
}
|
|
|
|
msg_pdbg("Using IT87 GPIO base 0x%04x\n", base);
|
|
|
|
port = gpio / 10 - 1;
|
|
gpio %= 10;
|
|
|
|
/* set GPIO. */
|
|
tmp = INB(base + port);
|
|
if (raise)
|
|
tmp |= 1 << gpio;
|
|
else
|
|
tmp &= ~(1 << gpio);
|
|
OUTB(tmp, base + port);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - ASUS A7N8X-VM/400: NVIDIA nForce2 IGP2 + IT8712F
|
|
*/
|
|
static int it8712f_gpio12_raise(void)
|
|
{
|
|
return it87_gpio_set(12, 1);
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - ASUS A7V600-X: VIA KT600 + VT8237 + IT8712F
|
|
* - ASUS A7V8X-X: VIA KT400 + VT8235 + IT8712F
|
|
*/
|
|
static int it8712f_gpio31_raise(void)
|
|
{
|
|
return it87_gpio_set(32, 1);
|
|
}
|
|
|
|
/*
|
|
* Suited for:
|
|
* - ASUS P5N-D: NVIDIA MCP51 + IT8718F
|
|
* - ASUS P5N-E SLI: NVIDIA MCP51 + IT8718F
|
|
*/
|
|
static int it8718f_gpio63_raise(void)
|
|
{
|
|
return it87_gpio_set(63, 1);
|
|
}
|
|
|
|
/*
|
|
* Suited for all boards with ambiguous DMI chassis information, which should be
|
|
* whitelisted because they are known to work:
|
|
* - ASRock IMB-A180(-H)
|
|
* - Intel D945GCNL
|
|
* - MSC Q7 Tunnel Creek Module (Q7-TCTC)
|
|
*/
|
|
static int p2_not_a_laptop(void)
|
|
{
|
|
/* label this board as not a laptop */
|
|
is_laptop = 0;
|
|
msg_pdbg("Laptop detection overridden by P2 board enable.\n");
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* Suited for all laptops, which are known to *not* have interfering embedded controllers.
|
|
*/
|
|
static int p2_whitelist_laptop(void)
|
|
{
|
|
is_laptop = 1;
|
|
laptop_ok = 1;
|
|
msg_pdbg("Whitelisted laptop detected.\n");
|
|
return 0;
|
|
}
|
|
|
|
#endif
|
|
|
|
/*
|
|
* Below is the list of boards which need a special "board enable" code in
|
|
* flashrom before their ROM chip can be accessed/written to.
|
|
*
|
|
* NOTE: Please add boards that _don't_ need such enables or don't work yet
|
|
* to the respective tables in print.c. Thanks!
|
|
*
|
|
* We use 2 sets of PCI IDs here, you're free to choose which is which. This
|
|
* is to provide a very high degree of certainty when matching a board on
|
|
* the basis of subsystem/card IDs. As not every vendor handles
|
|
* subsystem/card IDs in a sane manner.
|
|
*
|
|
* Keep the second set NULLed if it should be ignored. Keep the subsystem IDs
|
|
* and the dmi identifier NULLed if they don't identify the board fully to disable autodetection.
|
|
* But please take care to provide an as complete set of pci ids as possible;
|
|
* autodetection is the preferred behaviour and we would like to make sure that
|
|
* matches are unique.
|
|
*
|
|
* If PCI IDs are not sufficient for board matching, the match can be further
|
|
* constrained by a string that has to be present in the DMI database for
|
|
* the baseboard or the system entry. The pattern is matched by case sensitive
|
|
* substring match, unless it is anchored to the beginning (with a ^ in front)
|
|
* or the end (with a $ at the end). Both anchors may be specified at the
|
|
* same time to match the full field.
|
|
*
|
|
* When a board is matched through DMI, the first and second main PCI IDs
|
|
* and the first subsystem PCI ID have to match as well. If you specify the
|
|
* first subsystem ID as 0x0:0x0, the DMI matching code expects that the
|
|
* subsystem ID of that device is indeed zero.
|
|
*
|
|
* The coreboot ids are used two fold. When running with a coreboot firmware,
|
|
* the ids uniquely matches the coreboot board identification string. When a
|
|
* legacy bios is installed and when autodetection is not possible, these ids
|
|
* can be used to identify the board through the -p internal:mainboard=
|
|
* programmer parameter.
|
|
*
|
|
* When a board is identified through its coreboot ids (in both cases), the
|
|
* main pci ids are still required to match, as a safeguard.
|
|
*/
|
|
|
|
/* Please keep this list alphabetically ordered by vendor/board name. */
|
|
const struct board_match board_matches[] = {
|
|
|
|
/* first pci-id set [4], second pci-id set [4], dmi identifier, coreboot id [2], phase, vendor name, board name max_rom_... OK? flash enable */
|
|
#if defined(__i386__) || defined(__x86_64__)
|
|
{0x10DE, 0x0547, 0x147B, 0x1C2F, 0x10DE, 0x0548, 0x147B, 0x1C2F, NULL, NULL, NULL, P3, "abit", "AN-M2", 0, NT, nvidia_mcp_gpio2_raise},
|
|
{0x1106, 0x0282, 0x147B, 0x1415, 0x1106, 0x3227, 0x147B, 0x1415, "^AV8 ", NULL, NULL, P3, "abit", "AV8", 0, OK, board_abit_av8},
|
|
{0x8086, 0x7190, 0, 0, 0x8086, 0x7110, 0, 0, NULL /* "^I440BX-W977$" */, "abit", "bf6", P3, "abit", "BF6", 0, OK, intel_piix4_gpo26_lower},
|
|
{0x8086, 0x7190, 0, 0, 0x8086, 0x7110, 0, 0, "^i440BX-W977 (BM6)$", NULL, NULL, P3, "abit", "BM6", 0, OK, intel_piix4_gpo26_lower},
|
|
{0x8086, 0x24d3, 0x147b, 0x1014, 0x8086, 0x2578, 0x147b, 0x1014, NULL, NULL, NULL, P3, "abit", "IC7", 0, NT, intel_ich_gpio23_raise},
|
|
{0x8086, 0x2930, 0x147b, 0x1084, 0x11ab, 0x4364, 0x147b, 0x1084, NULL, NULL, NULL, P3, "abit", "IP35", 0, OK, intel_ich_gpio16_raise},
|
|
{0x8086, 0x2930, 0x147b, 0x1083, 0x10ec, 0x8167, 0x147b, 0x1083, NULL, NULL, NULL, P3, "abit", "IP35 Pro", 0, OK, intel_ich_gpio16_raise},
|
|
{0x10de, 0x0050, 0x147b, 0x1c1a, 0x10de, 0x0052, 0x147b, 0x1c1a, NULL, NULL, NULL, P3, "abit", "KN8 Ultra", 0, NT, nvidia_mcp_gpio2_lower},
|
|
{0x10de, 0x01e0, 0x147b, 0x1c00, 0x10de, 0x0060, 0x147B, 0x1c00, NULL, NULL, NULL, P3, "abit", "NF7-S", 0, OK, nvidia_mcp_gpio8_raise},
|
|
{0x10de, 0x02f0, 0x147b, 0x1c26, 0x10de, 0x0260, 0x147b, 0x1c26, NULL, NULL, NULL, P3, "abit", "NF-M2 nView", 0, OK, nvidia_mcp_gpio4_lower},
|
|
{0x1106, 0x0691, 0, 0, 0x1106, 0x3057, 0, 0, "(VA6)$", NULL, NULL, P3, "abit", "VA6", 0, OK, via_apollo_gpo4_lower},
|
|
{0x1106, 0x0691, 0, 0, 0x1106, 0x3057, 0, 0, NULL, "abit", "vt6x4", P3, "abit", "VT6X4", 0, OK, via_apollo_gpo4_lower},
|
|
{0x105a, 0x0d30, 0x105a, 0x4d33, 0x8086, 0x1130, 0x8086, 0, NULL, NULL, NULL, P3, "Acorp", "6A815EPD", 0, OK, board_acorp_6a815epd},
|
|
{0x1022, 0x746B, 0, 0, 0x1022, 0x7460, 0, 0, NULL, "AGAMI", "ARUMA", P3, "agami", "Aruma", 0, OK, w83627hf_gpio24_raise_2e},
|
|
{0x1106, 0x3177, 0x17F2, 0x3177, 0x1106, 0x3148, 0x17F2, 0x3148, NULL, NULL, NULL, P3, "Albatron", "PM266A Pro", 0, OK, w836xx_memw_enable_2e},
|
|
{0x1022, 0x2090, 0, 0, 0x1022, 0x2080, 0, 0, NULL, "artecgroup", "dbe61", P3, "Artec Group", "DBE61", 0, OK, board_artecgroup_dbe6x},
|
|
{0x1022, 0x2090, 0, 0, 0x1022, 0x2080, 0, 0, NULL, "artecgroup", "dbe62", P3, "Artec Group", "DBE62", 0, OK, board_artecgroup_dbe6x},
|
|
{0x8086, 0x27b9, 0xa0a0, 0x0632, 0x8086, 0x27da, 0xa0a0, 0x0632, NULL, NULL, NULL, P3, "AOpen", "i945GMx-VFX", 0, OK, intel_ich_gpio38_raise},
|
|
{0x8086, 0x277c, 0xa0a0, 0x060b, 0x8086, 0x27da, 0xa0a0, 0x060b, NULL, NULL, NULL, P3, "AOpen", "i975Xa-YDG", 0, OK, board_aopen_i975xa_ydg},
|
|
{0x8086, 0x27A0, 0x8086, 0x7270, 0x8086, 0x27B9, 0x8086, 0x7270, "^MacBook2,1$", NULL, NULL, P2, "Apple", "MacBook2,1", 0, OK, p2_whitelist_laptop},
|
|
{0x8086, 0x27b8, 0x1849, 0x27b8, 0x8086, 0x27da, 0x1849, 0x27da, "^ConRoeXFire-eSATA2", NULL, NULL, P3, "ASRock", "ConRoeXFire-eSATA2", 0, OK, intel_ich_gpio16_raise},
|
|
{0x1022, 0x1536, 0x1849, 0x1536, 0x1022, 0x780e, 0x1849, 0x780e, "^Kabini CRB$", NULL, NULL, P2, "ASRock", "IMB-A180(-H)", 0, OK, p2_not_a_laptop},
|
|
{0x1039, 0x0741, 0x1849, 0x0741, 0x1039, 0x5513, 0x1849, 0x5513, "^K7S41 $", NULL, NULL, P3, "ASRock", "K7S41", 0, OK, w836xx_memw_enable_2e},
|
|
{0x1039, 0x0741, 0x1849, 0x0741, 0x1039, 0x5513, 0x1849, 0x5513, "^K7S41GX$", NULL, NULL, P3, "ASRock", "K7S41GX", 0, OK, w836xx_memw_enable_2e},
|
|
{0x8086, 0x24D4, 0x1849, 0x24D0, 0x8086, 0x24D5, 0x1849, 0x9739, NULL, NULL, NULL, P3, "ASRock", "P4i65GV", 0, OK, intel_ich_gpio23_raise},
|
|
{0x8086, 0x2570, 0x1849, 0x2570, 0x8086, 0x24d3, 0x1849, 0x24d0, NULL, NULL, NULL, P3, "ASRock", "775i65G", 0, OK, intel_ich_gpio23_raise},
|
|
{0x10DE, 0x0060, 0x1043, 0x80AD, 0x10DE, 0x01E0, 0x1043, 0x80C0, NULL, NULL, NULL, P3, "ASUS", "A7N8X-VM/400", 0, OK, it8712f_gpio12_raise},
|
|
{0x1106, 0x3189, 0x1043, 0x807F, 0x1106, 0x3065, 0x1043, 0x80ED, NULL, NULL, NULL, P3, "ASUS", "A7V600-X", 0, OK, it8712f_gpio31_raise},
|
|
{0x1106, 0x3177, 0x1043, 0x80F9, 0x1106, 0x3205, 0x1043, 0x80F9, NULL, NULL, NULL, P3, "ASUS", "A7V8X-MX", 0, OK, w836xx_memw_enable_2e},
|
|
{0x1106, 0x3177, 0x1043, 0x80A1, 0x1106, 0x3205, 0x1043, 0x8118, NULL, NULL, NULL, P3, "ASUS", "A7V8X-MX SE", 0, OK, w836xx_memw_enable_2e},
|
|
{0x1106, 0x3189, 0x1043, 0x807F, 0x1106, 0x3177, 0x1043, 0x808C, NULL, NULL, NULL, P3, "ASUS", "A7V8X", 0, OK, it8703f_gpio51_raise},
|
|
{0x1106, 0x3099, 0x1043, 0x807F, 0x1106, 0x3147, 0x1043, 0x808C, NULL, NULL, NULL, P3, "ASUS", "A7V333", 0, OK, it8703f_gpio51_raise},
|
|
{0x1106, 0x3189, 0x1043, 0x807F, 0x1106, 0x3177, 0x1043, 0x80A1, NULL, NULL, NULL, P3, "ASUS", "A7V8X-X", 0, OK, it8712f_gpio31_raise},
|
|
{0x1002, 0x4372, 0x103c, 0x2a26, 0x1002, 0x4377, 0x103c, 0x2a26, NULL, NULL, NULL, P3, "ASUS", "A8AE-LE", 0, OK, amd_sbxxx_gpio9_raise},
|
|
{0x8086, 0x27A0, 0x1043, 0x1287, 0x8086, 0x27DF, 0x1043, 0x1287, "^A8J", NULL, NULL, P3, "ASUS", "A8Jm", 0, NT, intel_ich_gpio34_raise},
|
|
{0x10DE, 0x0260, 0x103C, 0x2A34, 0x10DE, 0x0264, 0x103C, 0x2A34, "NODUSM3", NULL, NULL, P3, "ASUS", "A8M2N-LA (NodusM3-GL8E)", 0, OK, nvidia_mcp_gpio0_raise},
|
|
{0x10DE, 0x0260, 0x103c, 0x2a3e, 0x10DE, 0x0264, 0x103c, 0x2a3e, "NAGAMI2L", NULL, NULL, P3, "ASUS", "A8N-LA (Nagami-GL8E)", 0, OK, nvidia_mcp_gpio0_raise},
|
|
{0x10de, 0x0264, 0x1043, 0x81bc, 0x10de, 0x02f0, 0x1043, 0x81cd, NULL, NULL, NULL, P3, "ASUS", "A8N-VM CSM", 0, OK, w83627ehf_gpio22_raise_2e},
|
|
{0x8086, 0x65c0, 0x1043, 0x8301, 0x8086, 0x2916, 0x1043, 0x82a6, "^DSAN-DX$", NULL, NULL, P3, "ASUS", "DSAN-DX", 0, NT, intel_ich_gpio32_raise},
|
|
{0x10DE, 0x0264, 0x1043, 0x81C0, 0x10DE, 0x0260, 0x1043, 0x81C0, NULL, NULL, NULL, P3, "ASUS", "M2NBP-VM CSM", 0, OK, nvidia_mcp_gpio0_raise},
|
|
{0x1106, 0x1336, 0x1043, 0x80ed, 0x1106, 0x3288, 0x1043, 0x8249, NULL, NULL, NULL, P3, "ASUS", "M2V-MX", 0, OK, via_vt823x_gpio5_raise},
|
|
{0x8086, 0x24cc, 0, 0, 0x8086, 0x24c3, 0x1043, 0x1869, "^M6Ne$", NULL, NULL, P3, "ASUS", "M6Ne", 0, NT, intel_ich_gpio43_raise},
|
|
{0x8086, 0x7180, 0, 0, 0x8086, 0x7110, 0, 0, "^OPLX-M$", NULL, NULL, P3, "ASUS", "OPLX-M", 0, NT, intel_piix4_gpo18_lower},
|
|
{0x8086, 0x7190, 0, 0, 0x8086, 0x7110, 0, 0, "^P2B-N$", NULL, NULL, P3, "ASUS", "P2B-N", 0, OK, intel_piix4_gpo18_lower},
|
|
{0x8086, 0x1A30, 0x1043, 0x8025, 0x8086, 0x244B, 0x104D, 0x80F0, NULL, NULL, NULL, P3, "ASUS", "P4B266-LM", 0, OK, intel_ich_gpio21_raise},
|
|
{0x8086, 0x1a30, 0x1043, 0x8070, 0x8086, 0x244b, 0x1043, 0x8028, NULL, NULL, NULL, P3, "ASUS", "P4B266", 0, OK, intel_ich_gpio22_raise},
|
|
{0x8086, 0x1A30, 0x1043, 0x8088, 0x8086, 0x24C3, 0x1043, 0x8089, NULL, NULL, NULL, P3, "ASUS", "P4B533-E", 0, NT, intel_ich_gpio22_raise},
|
|
{0x8086, 0x2560, 0x103C, 0x2A00, 0x8086, 0x24C3, 0x103C, 0x2A01, "^Guppy", NULL, NULL, P3, "ASUS", "P4GV-LA (Guppy)", 0, OK, intel_ich_gpio21_raise},
|
|
{0x8086, 0x24D3, 0x1043, 0x80A6, 0x8086, 0x2578, 0x1043, 0x80F6, NULL, NULL, NULL, P3, "ASUS", "P4C800-E Deluxe", 0, OK, intel_ich_gpio21_raise},
|
|
{0x8086, 0x2570, 0x1043, 0x80F2, 0x8086, 0x24D5, 0x1043, 0x80F3, NULL, NULL, NULL, P3, "ASUS", "P4P800", 0, NT, intel_ich_gpio21_raise},
|
|
{0x8086, 0x2570, 0x1043, 0x80f2, 0x8086, 0x24d3, 0x1043, 0x80a6, "^P4P800-E$", NULL, NULL, P3, "ASUS", "P4P800-E Deluxe", 0, OK, intel_ich_gpio21_raise},
|
|
{0x8086, 0x2570, 0x1043, 0x80a5, 0x8086, 0x24d3, 0x1043, 0x80a6, "^P4P800-VM$", NULL, NULL, P3, "ASUS", "P4P800-VM", 0, OK, intel_ich_gpio21_raise},
|
|
{0x8086, 0x2570, 0x1043, 0x80f2, 0x8086, 0x24d3, 0x1043, 0x80a6, "^P4P800-X$", NULL, NULL, P3, "ASUS", "P4P800-X", 0, OK, intel_ich_gpio21_raise},
|
|
{0x8086, 0x2570, 0x1043, 0x80b2, 0x8086, 0x24c3, 0x1043, 0x8089, "^P4PE-X/TE$",NULL, NULL, P3, "ASUS", "P4PE-X/TE", 0, NT, intel_ich_gpio21_raise},
|
|
{0x1039, 0x0651, 0x1043, 0x8081, 0x1039, 0x0962, 0, 0, NULL, NULL, NULL, P3, "ASUS", "P4SC-E", 0, OK, it8707f_write_enable_2e},
|
|
{0x8086, 0x2570, 0x1043, 0x80A5, 0x105A, 0x24D3, 0x1043, 0x80A6, NULL, NULL, NULL, P3, "ASUS", "P4SD-LA", 0, NT, intel_ich_gpio32_raise},
|
|
{0x1039, 0x0661, 0x1043, 0x8113, 0x1039, 0x5513, 0x1043, 0x8087, NULL, NULL, NULL, P3, "ASUS", "P4S800-MX", 512, OK, w836xx_memw_enable_2e},
|
|
{0x10B9, 0x1541, 0, 0, 0x10B9, 0x1533, 0, 0, "^P5A$", "asus", "p5a", P3, "ASUS", "P5A", 0, OK, board_asus_p5a},
|
|
{0x8086, 0x27b8, 0x1043, 0x819e, 0x8086, 0x29f0, 0x1043, 0x82a5, "^P5BV-R$", NULL, NULL, P3, "ASUS", "P5BV-R", 0, OK, intel_ich_gpio20_raise},
|
|
{0x8086, 0x266a, 0x1043, 0x80a6, 0x8086, 0x2668, 0x1043, 0x814e, "^P5GD1 PRO$", NULL, NULL, P3, "ASUS", "P5GD1 Pro", 0, OK, intel_ich_gpio21_raise},
|
|
{0x8086, 0x266a, 0x1043, 0x80a6, 0x8086, 0x2668, 0x1043, 0x814e, "^P5GD1-VM$", NULL, NULL, P3, "ASUS", "P5GD1-VM/S", 0, OK, intel_ich_gpio21_raise},
|
|
{0x8086, 0x266a, 0x1043, 0x80a6, 0x8086, 0x2668, 0x1043, 0x814e, NULL, NULL, NULL, P3, "ASUS", "P5GD1(-VM)", 0, NT, intel_ich_gpio21_raise},
|
|
{0x8086, 0x266a, 0x1043, 0x80a6, 0x8086, 0x2668, 0x1043, 0x813d, "^P5GD2-Premium$", NULL, NULL, P3, "ASUS", "P5GD2 Premium", 0, OK, intel_ich_gpio21_raise},
|
|
{0x8086, 0x266a, 0x1043, 0x80a6, 0x8086, 0x2668, 0x1043, 0x81a6, "^P5GD2-X$", NULL, NULL, P3, "ASUS", "P5GD2-X", 0, OK, intel_ich_gpio21_raise},
|
|
{0x8086, 0x266a, 0x1043, 0x80a6, 0x8086, 0x2668, 0x1043, 0x813d, "^P5GDC-V$", NULL, NULL, P3, "ASUS", "P5GDC-V Deluxe", 0, OK, intel_ich_gpio21_raise},
|
|
{0x8086, 0x266a, 0x1043, 0x80a6, 0x8086, 0x2668, 0x1043, 0x813d, "^P5GDC$", NULL, NULL, P3, "ASUS", "P5GDC Deluxe", 0, OK, intel_ich_gpio21_raise},
|
|
{0x8086, 0x266a, 0x1043, 0x80a6, 0x8086, 0x2668, 0x1043, 0x813d, NULL, NULL, NULL, P3, "ASUS", "P5GD2/C variants", 0, NT, intel_ich_gpio21_raise},
|
|
{0x8086, 0x27b8, 0x103c, 0x2a22, 0x8086, 0x2770, 0x103c, 0x2a22, "^LITHIUM$", NULL, NULL, P3, "ASUS", "P5LP-LE (Lithium-UL8E)",0, OK, intel_ich_gpio34_raise},
|
|
{0x8086, 0x27b8, 0x1043, 0x2a22, 0x8086, 0x2770, 0x1043, 0x2a22, "^P5LP-LE$", NULL, NULL, P3, "ASUS", "P5LP-LE (Epson OEM)", 0, OK, intel_ich_gpio34_raise},
|
|
{0x8086, 0x27da, 0x1043, 0x8179, 0x8086, 0x27b8, 0x1043, 0x8179, "^P5LD2$", NULL, NULL, P3, "ASUS", "P5LD2", 0, OK, intel_ich_gpio16_raise},
|
|
{0x8086, 0x27da, 0x1043, 0x8179, 0x8086, 0x27b0, 0x1043, 0x8179, "^P5LD2-MQ$", NULL, NULL, P3, "ASUS", "P5LD2-MQ", 0, OK, intel_ich_gpio16_raise},
|
|
{0x8086, 0x27da, 0x1043, 0x8179, 0x8086, 0x27b8, 0x1043, 0x8179, "^P5LD2-VM$", NULL, NULL, P3, "ASUS", "P5LD2-VM", 0, OK, intel_ich_gpio16_raise},
|
|
{0x8086, 0x27b0, 0x1043, 0x8179, 0x8086, 0x2770, 0x1043, 0x817a, "^P5LD2-VM DH$", NULL, NULL, P3, "ASUS", "P5LD2-VM DH", 0, OK, intel_ich_gpio16_raise},
|
|
{0x10DE, 0x0030, 0x1043, 0x818a, 0x8086, 0x100E, 0x1043, 0x80EE, NULL, NULL, NULL, P3, "ASUS", "P5ND2-SLI Deluxe", 0, OK, nvidia_mcp_gpio10_raise},
|
|
{0x10DE, 0x0260, 0x1043, 0x81BC, 0x10DE, 0x026C, 0x1043, 0x829E, "^P5N-D$", NULL, NULL, P3, "ASUS", "P5N-D", 0, OK, it8718f_gpio63_raise},
|
|
{0x10DE, 0x0260, 0x1043, 0x81BC, 0x10DE, 0x026C, 0x1043, 0x8249, "^P5N-E SLI$",NULL, NULL, P3, "ASUS", "P5N-E SLI", 0, NT, it8718f_gpio63_raise},
|
|
{0x8086, 0x24dd, 0x1043, 0x80a6, 0x8086, 0x2570, 0x1043, 0x8157, NULL, NULL, NULL, P3, "ASUS", "P5PE-VM", 0, OK, intel_ich_gpio21_raise},
|
|
{0x8086, 0x2443, 0x1043, 0x8027, 0x8086, 0x1130, 0x1043, 0x8027, "^CUSL2-C", NULL, NULL, P3, "ASUS", "CUSL2-C", 0, OK, intel_ich_gpio21_raise},
|
|
{0x8086, 0x2443, 0x1043, 0x8027, 0x8086, 0x1130, 0x1043, 0x8027, "^TUSL2-C", NULL, NULL, P3, "ASUS", "TUSL2-C", 0, NT, intel_ich_gpio21_raise},
|
|
{0x1106, 0x3059, 0x1106, 0x4161, 0x1106, 0x3065, 0x1106, 0x0102, NULL, NULL, NULL, P3, "Bcom/Clientron", "WinNET P680", 0, OK, w836xx_memw_enable_2e},
|
|
{0x1106, 0x3177, 0x1106, 0x3177, 0x1106, 0x3116, 0x1106, 0x3116, "^KM266-8235$", "biostar", "m7viq", P3, "Biostar", "M7VIQ", 0, NT, w83697xx_memw_enable_2e},
|
|
{0x10b7, 0x9055, 0x1028, 0x0082, 0x8086, 0x7190, 0, 0, NULL, NULL, NULL, P3, "Dell", "OptiPlex GX1", 0, OK, intel_piix4_gpo30_lower},
|
|
{0x8086, 0x3590, 0x1028, 0x016c, 0x1000, 0x0030, 0x1028, 0x016c, NULL, NULL, NULL, P3, "Dell", "PowerEdge 1850", 0, OK, intel_ich_gpio23_raise},
|
|
{0x1106, 0x3189, 0x1106, 0x3189, 0x1106, 0x3177, 0x1106, 0x3177, "^AD77", "dfi", "ad77", P3, "DFI", "AD77", 0, NT, w836xx_memw_enable_2e},
|
|
{0x1039, 0x6325, 0x1019, 0x0f05, 0x1039, 0x0016, 0, 0, NULL, NULL, NULL, P2, "Elitegroup", "A928", 0, OK, p2_whitelist_laptop},
|
|
{0x10de, 0x03ea, 0x1019, 0x2602, 0x10de, 0x03e0, 0x1019, 0x2602, NULL, NULL, NULL, P3, "Elitegroup", "GeForce6100SM-M", 0, OK, board_ecs_geforce6100sm_m},
|
|
{0x1106, 0x3038, 0x1019, 0x0996, 0x1106, 0x3177, 0x1019, 0x0996, NULL, NULL, NULL, P3, "Elitegroup", "K7VTA3", 256, OK, NULL},
|
|
{0x1106, 0x3177, 0x1106, 0x3177, 0x1106, 0x3059, 0x1695, 0x3005, NULL, NULL, NULL, P3, "EPoX", "EP-8K5A2", 0, OK, w836xx_memw_enable_2e},
|
|
{0x10DE, 0x005E, 0x1695, 0x1010, 0x10DE, 0x0050, 0x1695, 0x1010, "8NPA7I", NULL, NULL, P3, "EPoX", "EP-8NPA7I", 0, OK, nvidia_mcp_gpio4_raise},
|
|
{0x10DE, 0x005E, 0x1695, 0x1010, 0x10DE, 0x0050, 0x1695, 0x1010, "9NPA7I", NULL, NULL, P3, "EPoX", "EP-9NPA7I", 0, OK, nvidia_mcp_gpio4_raise},
|
|
{0x10EC, 0x8139, 0x1695, 0x9001, 0x11C1, 0x5811, 0x1695, 0x9015, NULL, NULL, NULL, P3, "EPoX", "EP-8RDA3+", 0, OK, nvidia_mcp_gpio31_raise},
|
|
{0x8086, 0x7110, 0, 0, 0x8086, 0x7190, 0, 0, NULL, "epox", "ep-bx3", P3, "EPoX", "EP-BX3", 0, NT, intel_piix4_gpo22_raise},
|
|
{0x10de, 0x02f0, 0x105b, 0x0d01, 0x10de, 0x0264, 0x105b, 0x0d01, NULL, NULL, NULL, P3, "Foxconn", "6150K8MD-8EKRSH", 0, NT, nvidia_mcp_gpio2_raise},
|
|
{0x8086, 0x2443, 0x8086, 0x2442, 0x8086, 0x1130, 0x8086, 0x1130, "^6IEM ", NULL, NULL, P3, "GIGABYTE", "GA-6IEM", 0, NT, intel_ich_gpio25_raise},
|
|
{0x1106, 0x0686, 0x1106, 0x0686, 0x1106, 0x3058, 0x1458, 0xa000, NULL, NULL, NULL, P3, "GIGABYTE", "GA-7ZM", 512, OK, NULL},
|
|
{0x8086, 0x2570, 0x1458, 0x2570, 0x8086, 0x24d0, 0, 0, "^8IP775/-G$",NULL, NULL, P3, "GIGABYTE", "GA-8IP775", 0, OK, intel_ich_gpio32_raise},
|
|
{0x8086, 0x244b, 0x8086, 0x2442, 0x8086, 0x2445, 0x1458, 0xa002, NULL, NULL, NULL, P3, "GIGABYTE", "GA-8IRML", 0, OK, intel_ich_gpio25_raise},
|
|
{0x8086, 0x24c3, 0x1458, 0x24c2, 0x8086, 0x24cd, 0x1458, 0x5004, NULL, NULL, NULL, P3, "GIGABYTE", "GA-8PE667 Ultra 2", 0, OK, intel_ich_gpio32_raise},
|
|
{0x1039, 0x0650, 0x1039, 0x0650, 0x1039, 0x7012, 0x1458, 0xA002, "^GA-8SIMLFS20$", NULL, NULL, P3, "GIGABYTE", "GA-8SIMLFS 2.0", 0, OK, sis_gpio0_raise_and_w836xx_memw},
|
|
{0x1039, 0x0651, 0x1039, 0x0651, 0x1039, 0x7002, 0x1458, 0x5004, "^GA-8SIMLH$",NULL, NULL, P3, "GIGABYTE", "GA-8SIMLH", 0, OK, sis_gpio0_raise_and_w836xx_memw},
|
|
{0x10DE, 0x02F1, 0x1458, 0x5000, 0x10DE, 0x0261, 0x1458, 0x5001, NULL, NULL, NULL, P3, "GIGABYTE", "GA-K8N51GMF", 0, OK, nvidia_mcp_gpio3b_raise},
|
|
{0x10DE, 0x026C, 0x1458, 0xA102, 0x10DE, 0x0260, 0x1458, 0x5001, NULL, NULL, NULL, P3, "GIGABYTE", "GA-K8N51GMF-9", 0, OK, nvidia_mcp_gpio3b_raise},
|
|
{0x10de, 0x00e4, 0x1458, 0x0c11, 0x10de, 0x00e0, 0x1458, 0x0c11, NULL, NULL, NULL, P3, "GIGABYTE", "GA-K8NS Pro-939", 0, NT, nvidia_mcp_gpio0a_raise},
|
|
{0x10DE, 0x0050, 0x1458, 0x0C11, 0x10DE, 0x005e, 0x1458, 0x5000, NULL, NULL, NULL, P3, "GIGABYTE", "GA-K8N-SLI", 0, OK, nvidia_mcp_gpio21_raise},
|
|
{0x8086, 0x2415, 0x103c, 0x1250, 0x10b7, 0x9200, 0x103c, 0x1247, NULL, NULL, NULL, P3, "HP", "e-Vectra P2706T", 0, OK, board_hp_p2706t},
|
|
{0x1166, 0x0223, 0x103c, 0x320d, 0x14e4, 0x1678, 0x103c, 0x703e, NULL, "hp", "dl145_g3", P3, "HP", "ProLiant DL145 G3", 0, OK, board_hp_dl145_g3_enable},
|
|
{0x1166, 0x0223, 0x103c, 0x320d, 0x14e4, 0x1648, 0x103c, 0x310f, NULL, "hp", "dl165_g6", P3, "HP", "ProLiant DL165 G6", 0, OK, board_hp_dl165_g6_enable},
|
|
{0x8086, 0x2580, 0x103c, 0x2a08, 0x8086, 0x2640, 0x103c, 0x2a0a, NULL, NULL, NULL, P3, "HP", "Puffer2-UL8E", 0, OK, intel_ich_gpio18_raise},
|
|
{0x8086, 0x2415, 0x103c, 0x1249, 0x10b7, 0x9200, 0x103c, 0x1246, NULL, NULL, NULL, P3, "HP", "Vectra VL400", 0, OK, board_hp_vl400},
|
|
{0x8086, 0x1a30, 0x103c, 0x1a30, 0x8086, 0x2443, 0x103c, 0x2440, "^VL420$", NULL, NULL, P3, "HP", "Vectra VL420 SFF", 0, OK, intel_ich_gpio22_raise},
|
|
{0x10de, 0x0369, 0x103c, 0x12fe, 0x10de, 0x0364, 0x103c, 0x12fe, NULL, "hp", "xw9400", P3, "HP", "xw9400", 0, OK, nvidia_mcp_gpio5_raise},
|
|
{0x8086, 0x27A0, 0, 0, 0x8086, 0x27B9, 0, 0, NULL, "ibase", "mb899", P3, "IBASE", "MB899", 0, OK, intel_ich_gpio26_raise},
|
|
{0x1166, 0x0205, 0x1014, 0x0347, 0x1002, 0x515E, 0x1014, 0x0325, NULL, NULL, NULL, P3, "IBM", "x3455", 0, OK, board_ibm_x3455},
|
|
{0x1039, 0x5513, 0x8086, 0xd61f, 0x1039, 0x6330, 0x8086, 0xd61f, NULL, NULL, NULL, P3, "Intel", "D201GLY", 0, OK, wbsio_check_for_spi},
|
|
{0x8086, 0x27b8, 0x8086, 0xd606, 0x8086, 0x2770, 0x8086, 0xd606, "^D945GCNL$", NULL, NULL, P2, "Intel", "D945GCNL", 0, OK, p2_not_a_laptop},
|
|
{0x8086, 0x7190, 0, 0, 0x8086, 0x7110, 0, 0, "^SE440BX-2$", NULL, NULL, P3, "Intel", "SE440BX-2", 0, NT, intel_piix4_gpo27_lower},
|
|
{0x1022, 0x7468, 0, 0, 0x1022, 0x7460, 0, 0, NULL, "iwill", "dk8_htx", P3, "IWILL", "DK8-HTX", 0, OK, w83627hf_gpio24_raise_2e},
|
|
{0x8086, 0x27A0, 0x8086, 0x27a0, 0x8086, 0x27b8, 0x8086, 0x27b8, NULL, "kontron", "986lcd-m", P3, "Kontron", "986LCD-M", 0, OK, board_kontron_986lcd_m},
|
|
{0x8086, 0x1E22, 0x17AA, 0x21F6, 0x8086, 0x1E55, 0x17AA, 0x21F6, "^ThinkPad T530", NULL, NULL, P2, "IBM/Lenovo", "ThinkPad T530", 0, OK, p2_whitelist_laptop},
|
|
{0x8086, 0x27a0, 0x17aa, 0x2015, 0x8086, 0x27b9, 0x17aa, 0x2009, "^ThinkPad T60", NULL, NULL, P2, "IBM/Lenovo", "ThinkPad T60", 0, OK, p2_whitelist_laptop},
|
|
{0x8086, 0x27a0, 0x17aa, 0x2017, 0x8086, 0x27b9, 0x17aa, 0x2009, "^ThinkPad T60", NULL, NULL, P2, "IBM/Lenovo", "ThinkPad T60(s)", 0, OK, p2_whitelist_laptop},
|
|
{0x8086, 0x2917, 0x17AA, 0x20F5, 0x8086, 0x2930, 0x17AA, 0x20F9, "^ThinkPad X200$", NULL, NULL, P2, "IBM/Lenovo", "ThinkPad X200", 0, OK, p2_whitelist_laptop},
|
|
{0x8086, 0x3B07, 0x17AA, 0x2166, 0x8086, 0x3B30, 0x17AA, 0x2167, "^Lenovo X201", NULL, NULL, P2, "IBM/Lenovo", "ThinkPad X201", 0, OK, p2_whitelist_laptop},
|
|
{0x8086, 0x1E22, 0x17AA, 0x21FA, 0x8086, 0x1E55, 0x17AA, 0x21FA, "^ThinkPad X230", NULL, NULL, P2, "IBM/Lenovo", "ThinkPad X230", 0, OK, p2_whitelist_laptop},
|
|
{0x8086, 0x27A0, 0x17AA, 0x2017, 0x8086, 0x27B9, 0x17AA, 0x2009, "^ThinkPad X60", NULL, NULL, P2, "IBM/Lenovo", "ThinkPad X60(s)", 0, OK, p2_whitelist_laptop},
|
|
{0x8086, 0x2411, 0x8086, 0x2411, 0x8086, 0x7125, 0x0e11, 0xb165, NULL, NULL, NULL, P3, "Mitac", "6513WU", 0, OK, board_mitac_6513wu},
|
|
{0x8086, 0x8186, 0x8086, 0x8186, 0x8086, 0x8800, 0, 0, "^MSC Vertriebs GmbH$", NULL, NULL, P2, "MSC", "Q7-TCTC", 0, OK, p2_not_a_laptop},
|
|
{0x8086, 0x7190, 0, 0, 0x8086, 0x7110, 0, 0, "^MS-6163 (i440BX)$", NULL, NULL, P3, "MSI", "MS-6163 (MS-6163 Pro)", 0, OK, intel_piix4_gpo14_raise},
|
|
{0x8086, 0x244b, 0x1462, 0x3910, 0x8086, 0x2442, 0x1462, 0x3910, NULL, NULL, NULL, P3, "MSI", "MS-6391 (845 Pro4)", 0, OK, intel_ich_gpio23_raise},
|
|
{0x1039, 0x0745, 0, 0, 0x1039, 0x0018, 0, 0, "^MS-6561", NULL, NULL, P3, "MSI", "MS-6561 (745 Ultra)", 0, OK, w836xx_memw_enable_2e},
|
|
{0x8086, 0x2560, 0x1462, 0x5770, 0x8086, 0x2562, 0x1462, 0x5778, NULL, NULL, NULL, P3, "MSI", "MS-6577 (Xenon)", 0, OK, w83627hf_gpio25_raise_2e},
|
|
{0x13f6, 0x0111, 0x1462, 0x5900, 0x1106, 0x3177, 0x1106, 0, NULL, NULL, NULL, P3, "MSI", "MS-6590 (KT4 Ultra)", 0, OK, board_msi_kt4v},
|
|
{0x1106, 0x3149, 0x1462, 0x7094, 0x10ec, 0x8167, 0x1462, 0x094c, "^MS-7094$", NULL, NULL, P3, "MSI", "MS-7094 (K8T Neo2-F V2.0)", 0, OK, w83627thf_gpio44_raise_2e},
|
|
{0x1106, 0x0571, 0x1462, 0x7120, 0x1106, 0x3065, 0x1462, 0x7120, NULL, NULL, NULL, P3, "MSI", "MS-6712 (KT4V)", 0, OK, board_msi_kt4v},
|
|
{0x1106, 0x3148, 0 , 0 , 0x1106, 0x3177, 0 , 0 , NULL, "msi", "ms6787", P3, "MSI", "MS-6787 (P4MAM-V/P4MAM-L)", 0, OK, w836xx_memw_enable_2e},
|
|
{0x8086, 0x24d3, 0x1462, 0x7880, 0x8086, 0x2570, 0, 0, NULL, NULL, NULL, P3, "MSI", "MS-6788-040 (848P NeoV)", 0, OK, intel_ich_gpio32_raise},
|
|
{0x1039, 0x7012, 0x1462, 0x0050, 0x1039, 0x6325, 0x1462, 0x0058, NULL, NULL, NULL, P3, "MSI", "MS-7005 (651M-L)", 0, OK, sis_gpio0_raise_and_w836xx_memw},
|
|
{0x10DE, 0x00E0, 0x1462, 0x0250, 0x10DE, 0x00E1, 0x1462, 0x0250, NULL, NULL, NULL, P3, "MSI", "MS-7025 (K8N Neo2 Platinum)", 0, OK, nvidia_mcp_gpio0c_raise},
|
|
{0x10DE, 0x00E0, 0x1462, 0x0300, 0x10DE, 0x00E1, 0x1462, 0x0300, NULL, NULL, NULL, P3, "MSI", "MS-7030 (K8N Neo Platinum)", 0, OK, nvidia_mcp_gpio0c_raise},
|
|
{0x8086, 0x2658, 0x1462, 0x7046, 0x1106, 0x3044, 0x1462, 0x046d, NULL, NULL, NULL, P3, "MSI", "MS-7046", 0, OK, intel_ich_gpio19_raise},
|
|
{0x1106, 0x3149, 0x1462, 0x7061, 0x1106, 0x3227, 0, 0, NULL, NULL, NULL, P3, "MSI", "MS-7061 (KM4M-V/KM4AM-V)", 0, OK, w836xx_memw_enable_2e},
|
|
{0x10DE, 0x005E, 0x1462, 0x7125, 0x10DE, 0x0052, 0x1462, 0x7125, NULL, NULL, NULL, P3, "MSI", "MS-7125 (K8N Neo4(-F/-FI/-FX/Platinum))", 0, OK, nvidia_mcp_gpio2_raise},
|
|
{0x10DE, 0x005E, 0x1462, 0x7135, 0x10DE, 0x0050, 0x1462, 0x7135, NULL, "msi", "k8n-neo3", P3, "MSI", "MS-7135 (K8N Neo3)", 0, OK, w83627thf_gpio44_raise_4e},
|
|
{0x10DE, 0x0270, 0x1462, 0x7207, 0x10DE, 0x0264, 0x1462, 0x7207, NULL, NULL, NULL, P3, "MSI", "MS-7207 (K8NGM2-L)", 0, NT, nvidia_mcp_gpio2_raise},
|
|
{0x10DE, 0x0360, 0x1462, 0x7250, 0x10DE, 0x0368, 0x1462, 0x7250, NULL, NULL, NULL, P3, "MSI", "MS-7250 (K9N SLI)", 0, OK, nvidia_mcp_gpio2_raise},
|
|
{0x1011, 0x0019, 0xaa55, 0xaa55, 0x8086, 0x7190, 0, 0, NULL, NULL, NULL, P3, "Nokia", "IP530", 0, OK, fdc37b787_gpio50_raise_3f0},
|
|
{0x8086, 0x3B30, 0x1025, 0x0379, 0x8086, 0x3B09, 0x1025, 0x0379, "^EasyNote LM85$", NULL, NULL, P2, "Packard Bell","EasyNote LM85", 0, OK, p2_whitelist_laptop},
|
|
{0x8086, 0x24d3, 0x144d, 0xb025, 0x8086, 0x1050, 0x144d, 0xb025, NULL, NULL, NULL, P3, "Samsung", "Polaris 32", 0, OK, intel_ich_gpio21_raise},
|
|
{0x1106, 0x3099, 0, 0, 0x1106, 0x3074, 0, 0, NULL, "shuttle", "ak31", P3, "Shuttle", "AK31", 0, OK, w836xx_memw_enable_2e},
|
|
{0x1106, 0x3104, 0x1297, 0xa238, 0x1106, 0x3059, 0x1297, 0xc063, NULL, NULL, NULL, P3, "Shuttle", "AK38N", 256, OK, NULL},
|
|
{0x1106, 0x3038, 0x0925, 0x1234, 0x1106, 0x3058, 0x15DD, 0x7609, NULL, NULL, NULL, P3, "Soyo", "SY-7VCA", 0, OK, via_apollo_gpo0_lower},
|
|
{0x10de, 0x0364, 0x108e, 0x6676, 0x10de, 0x0369, 0x108e, 0x6676, "^Sun Ultra 40 M2", NULL, NULL, P3, "Sun", "Ultra 40 M2", 0, OK, board_sun_ultra_40_m2},
|
|
{0x1106, 0x3038, 0x0925, 0x1234, 0x1106, 0x0596, 0x1106, 0, NULL, NULL, NULL, P3, "Tekram", "P6Pro-A5", 256, OK, NULL},
|
|
{0x1106, 0x3123, 0x1106, 0x3123, 0x1106, 0x3059, 0x1106, 0x4161, NULL, NULL, NULL, P3, "Termtek", "TK-3370 (Rev:2.5B)", 0, OK, w836xx_memw_enable_4e},
|
|
{0x8086, 0x7120, 0x109f, 0x3157, 0x8086, 0x2410, 0, 0, NULL, NULL, NULL, P3, "TriGem", "Anaheim-3", 0, OK, intel_ich_gpio22_raise},
|
|
{0x8086, 0x1076, 0x8086, 0x1176, 0x1106, 0x3059, 0x10f1, 0x2498, NULL, NULL, NULL, P3, "Tyan", "S2498 (Tomcat K7M)", 0, OK, w836xx_memw_enable_2e},
|
|
{0x1106, 0x0259, 0x1106, 0xAA07, 0x1106, 0x3227, 0x1106, 0xAA07, NULL, NULL, NULL, P3, "VIA", "EPIA EK", 0, NT, via_vt823x_gpio9_raise},
|
|
{0x1106, 0x3177, 0x1106, 0xAA01, 0x1106, 0x3123, 0x1106, 0xAA01, NULL, NULL, NULL, P3, "VIA", "EPIA M/MII/...", 0, OK, via_vt823x_gpio15_raise},
|
|
{0x1106, 0x0259, 0x1106, 0x3227, 0x1106, 0x3065, 0x1106, 0x3149, NULL, NULL, NULL, P3, "VIA", "EPIA-N/NL", 0, OK, via_vt823x_gpio9_raise},
|
|
#endif
|
|
{ 0, 0, 0, 0, 0, 0, 0, 0, NULL, NULL, NULL, P3, NULL, NULL, 0, NT, NULL}, /* end marker */
|
|
};
|
|
|
|
int selfcheck_board_enables(void)
|
|
{
|
|
if (board_matches[ARRAY_SIZE(board_matches) - 1].vendor_name != NULL) {
|
|
msg_gerr("Board enables table miscompilation!\n");
|
|
return 1;
|
|
}
|
|
|
|
int ret = 0;
|
|
unsigned int i;
|
|
for (i = 0; i < ARRAY_SIZE(board_matches) - 1; i++) {
|
|
const struct board_match *b = &board_matches[i];
|
|
if (b->vendor_name == NULL || b->board_name == NULL) {
|
|
msg_gerr("ERROR: Board enable #%d does not define a vendor and board name.\n"
|
|
"Please report a bug at flashrom@flashrom.org\n", i);
|
|
ret = 1;
|
|
continue;
|
|
}
|
|
if ((b->first_vendor == 0 || b->first_device == 0 ||
|
|
b->second_vendor == 0 || b->second_device == 0) ||
|
|
((b->lb_vendor == NULL) ^ (b->lb_part == NULL)) ||
|
|
(b->max_rom_decode_parallel == 0 && b->enable == NULL)) {
|
|
msg_gerr("ERROR: Board enable for %s %s is misdefined.\n"
|
|
"Please report a bug at flashrom@flashrom.org\n",
|
|
b->vendor_name, b->board_name);
|
|
ret = 1;
|
|
}
|
|
}
|
|
return ret;
|
|
}
|
|
|
|
/* Parse the <vendor>:<board> string specified by the user as part of -p internal:mainboard=<vendor>:<board>.
|
|
* Parameters vendor and model will be overwritten. Returns 0 on success.
|
|
* Note: strtok modifies the original string, so we work on a copy and allocate memory for the results.
|
|
*/
|
|
int board_parse_parameter(const char *boardstring, const char **vendor, const char **model)
|
|
{
|
|
/* strtok may modify the original string. */
|
|
char *tempstr = strdup(boardstring);
|
|
char *tempstr2 = NULL;
|
|
strtok(tempstr, ":");
|
|
tempstr2 = strtok(NULL, ":");
|
|
if (tempstr == NULL || tempstr2 == NULL) {
|
|
free(tempstr);
|
|
msg_pinfo("Please supply the board vendor and model name with the "
|
|
"-p internal:mainboard=<vendor>:<model> option.\n");
|
|
return 1;
|
|
}
|
|
*vendor = strdup(tempstr);
|
|
*model = strdup(tempstr2);
|
|
msg_pspew("-p internal:mainboard: vendor=\"%s\", model=\"%s\"\n", tempstr, tempstr2);
|
|
free(tempstr);
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* Match boards on vendor and model name.
|
|
* The string parameters can come either from the coreboot table or the command line (i.e. the user).
|
|
* The boolean needs to be set accordingly to compare them to the right entries of the board enables table.
|
|
* Require main PCI IDs to match too as extra safety.
|
|
* Parameters vendor and model must be non-NULL!
|
|
*/
|
|
static const struct board_match *board_match_name(const char *vendor, const char *model, bool cb)
|
|
{
|
|
const struct board_match *board = board_matches;
|
|
const struct board_match *partmatch = NULL;
|
|
|
|
for (; board->vendor_name; board++) {
|
|
const char *cur_vendor = cb ? board->lb_vendor : board->vendor_name;
|
|
const char *cur_model = cb ? board->lb_part : board->board_name;
|
|
|
|
if (!cur_vendor || strcasecmp(cur_vendor, vendor))
|
|
continue;
|
|
|
|
if (!cur_model || strcasecmp(cur_model, model))
|
|
continue;
|
|
|
|
if (!pci_dev_find(board->first_vendor, board->first_device)) {
|
|
msg_pdbg("Odd. Board name \"%s\":\"%s\" matches, but first PCI device %04x:%04x "
|
|
"doesn't.\n", vendor, model, board->first_vendor, board->first_device);
|
|
continue;
|
|
}
|
|
|
|
if (!pci_dev_find(board->second_vendor, board->second_device)) {
|
|
msg_pdbg("Odd. Board name \"%s\":\"%s\" matches, but second PCI device %04x:%04x "
|
|
"doesn't.\n", vendor, model, board->second_vendor, board->second_device);
|
|
continue;
|
|
}
|
|
|
|
if (partmatch) {
|
|
/* More than one entry has a matching name. */
|
|
msg_perr("Board name \"%s\":\"%s\" and PCI IDs matched more than one board enable "
|
|
"entry. Please report a bug at flashrom@flashrom.org\n", vendor, model);
|
|
return NULL;
|
|
}
|
|
partmatch = board;
|
|
}
|
|
|
|
if (partmatch)
|
|
return partmatch;
|
|
|
|
return NULL;
|
|
}
|
|
|
|
/*
|
|
* Match boards on PCI IDs and subsystem IDs.
|
|
* Second set of IDs can be either main+subsystem IDs, main IDs or no IDs.
|
|
*/
|
|
const static struct board_match *board_match_pci_ids(enum board_match_phase phase)
|
|
{
|
|
const struct board_match *board = board_matches;
|
|
|
|
for (; board->vendor_name; board++) {
|
|
if ((!board->first_card_vendor || !board->first_card_device) &&
|
|
!board->dmi_pattern)
|
|
continue;
|
|
if (board->phase != phase)
|
|
continue;
|
|
|
|
if (!pci_card_find(board->first_vendor, board->first_device,
|
|
board->first_card_vendor,
|
|
board->first_card_device))
|
|
continue;
|
|
|
|
if (board->second_vendor) {
|
|
if (board->second_card_vendor) {
|
|
if (!pci_card_find(board->second_vendor,
|
|
board->second_device,
|
|
board->second_card_vendor,
|
|
board->second_card_device))
|
|
continue;
|
|
} else {
|
|
if (!pci_dev_find(board->second_vendor,
|
|
board->second_device))
|
|
continue;
|
|
}
|
|
}
|
|
|
|
#if defined(__i386__) || defined(__x86_64__)
|
|
if (board->dmi_pattern) {
|
|
if (!has_dmi_support) {
|
|
msg_pwarn("Warning: Can't autodetect %s %s, DMI info unavailable.\n",
|
|
board->vendor_name, board->board_name);
|
|
msg_pinfo("Please supply the board vendor and model name with the "
|
|
"-p internal:mainboard=<vendor>:<model> option.\n");
|
|
continue;
|
|
} else {
|
|
if (!dmi_match(board->dmi_pattern))
|
|
continue;
|
|
}
|
|
}
|
|
#endif // defined(__i386__) || defined(__x86_64__)
|
|
return board;
|
|
}
|
|
|
|
return NULL;
|
|
}
|
|
|
|
static int board_enable_safetycheck(const struct board_match *board)
|
|
{
|
|
if (!board)
|
|
return 1;
|
|
|
|
if (board->status == OK)
|
|
return 0;
|
|
|
|
if (!force_boardenable) {
|
|
msg_pwarn("Warning: The mainboard-specific code for %s %s has not been tested,\n"
|
|
"and thus will not be executed by default. Depending on your hardware,\n"
|
|
"erasing, writing or even probing can fail without running this code.\n\n"
|
|
"Please see the man page (section PROGRAMMER SPECIFIC INFO, subsection\n"
|
|
"\"internal programmer\") for details.\n", board->vendor_name, board->board_name);
|
|
return 1;
|
|
}
|
|
msg_pwarn("NOTE: Running an untested board enable procedure.\n"
|
|
"Please report success/failure to flashrom@flashrom.org.\n");
|
|
return 0;
|
|
}
|
|
|
|
/* FIXME: Should this be identical to board_flash_enable? */
|
|
static int board_handle_phase(enum board_match_phase phase)
|
|
{
|
|
const struct board_match *board = NULL;
|
|
|
|
board = board_match_pci_ids(phase);
|
|
|
|
if (!board)
|
|
return 0;
|
|
|
|
if (board_enable_safetycheck(board))
|
|
return 0;
|
|
|
|
if (!board->enable) {
|
|
/* Not sure if there is a valid case for this. */
|
|
msg_perr("Board match found, but nothing to do?\n");
|
|
return 0;
|
|
}
|
|
|
|
return board->enable();
|
|
}
|
|
|
|
void board_handle_before_superio(void)
|
|
{
|
|
board_handle_phase(P1);
|
|
}
|
|
|
|
void board_handle_before_laptop(void)
|
|
{
|
|
board_handle_phase(P2);
|
|
}
|
|
|
|
int board_flash_enable(const char *vendor, const char *model, const char *cb_vendor, const char *cb_model)
|
|
{
|
|
const struct board_match *board = NULL;
|
|
int ret = 0;
|
|
|
|
if (vendor != NULL && model != NULL) {
|
|
board = board_match_name(vendor, model, false);
|
|
if (!board) { /* If a board was given by the user it has to match, else we abort here. */
|
|
msg_perr("No suitable board enable found for vendor=\"%s\", model=\"%s\".\n",
|
|
vendor, model);
|
|
return 1;
|
|
}
|
|
}
|
|
if (board == NULL && cb_vendor != NULL && cb_model != NULL) {
|
|
board = board_match_name(cb_vendor, cb_model, true);
|
|
if (!board) { /* Failure is an option here, because many cb boards don't require an enable. */
|
|
msg_pdbg2("No board enable found matching coreboot IDs vendor=\"%s\", model=\"%s\".\n",
|
|
cb_vendor, cb_model);
|
|
}
|
|
}
|
|
if (board == NULL) {
|
|
board = board_match_pci_ids(P3);
|
|
if (!board) /* i.e. there is just no board enable available for this board */
|
|
return 0;
|
|
}
|
|
|
|
if (board_enable_safetycheck(board))
|
|
return 1;
|
|
|
|
/* limit the maximum size of the parallel bus */
|
|
if (board->max_rom_decode_parallel)
|
|
max_rom_decode.parallel = board->max_rom_decode_parallel * 1024;
|
|
|
|
if (board->enable != NULL) {
|
|
msg_pinfo("Enabling full flash access for board \"%s %s\"... ",
|
|
board->vendor_name, board->board_name);
|
|
|
|
ret = board->enable();
|
|
if (ret)
|
|
msg_pinfo("FAILED!\n");
|
|
else
|
|
msg_pinfo("OK.\n");
|
|
}
|
|
|
|
return ret;
|
|
}
|