mirror of
https://review.coreboot.org/flashrom.git
synced 2025-11-04 07:00:39 +01:00
3d7094ad09
The doc converted from https://wiki.flashrom.org/MSI_JSPI1 Change-Id: Idd215a3a3a4d62629803a71d360755c43c1ab599 Signed-off-by: Anastasia Klimchuk <aklm@flashrom.org> Reviewed-on: https://review.coreboot.org/c/flashrom/+/83753 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: David Hendricks <david.hendricks@gmail.com>
51 lines
1.5 KiB
ReStructuredText
51 lines
1.5 KiB
ReStructuredText
=========
|
|
MSI JSPI1
|
|
=========
|
|
|
|
JSPI1 is a 5x2 or 6x2 2.0mm pitch pin header on many MSI motherboards.
|
|
It is used to recover from bad boot ROM images. Specifically,
|
|
it appears to be used to connect an alternate ROM with a working image.
|
|
Pull the #HOLD line low to deselect the onboard SPI ROM, allowing another
|
|
SPI ROM to take its place on the bus. Pull the #WP line high to disable write-protection.
|
|
Some boards use 1.8V flash chips, while others use 3.3V flash chips;
|
|
Check the flash chip datasheet to determine the correct value.
|
|
|
|
**JSPI1 (5x2)**
|
|
|
|
======== ======== ======== ====
|
|
name pin pin name
|
|
======== ======== ======== ====
|
|
VCC 1 2 VCC
|
|
MISO 3 4 MOSI
|
|
#SS 5 6 SCLK
|
|
GND 7 8 GND
|
|
#HOLD 9 10 NC
|
|
======== ======== ======== ====
|
|
|
|
**JSPI1 (6x2)**
|
|
|
|
======== ======== ======== ============
|
|
name pin pin name
|
|
======== ======== ======== ============
|
|
VCC 1 2 VCC
|
|
SO 3 4 SI
|
|
#SS 5 6 CLK
|
|
GND 7 8 GND
|
|
NC 9 10 NC (no pin)
|
|
#WP 11 12 #HOLD
|
|
======== ======== ======== ============
|
|
|
|
======== =====================================
|
|
name function
|
|
======== =====================================
|
|
VCC Voltage (See flash chip datasheet)
|
|
MISO SPI Master In/Slave Out
|
|
MOSI SPI Master Out/Slave In
|
|
#SS SPI Slave (Chip) Select (active low)
|
|
SCLK SPI Clock
|
|
GND ground/common
|
|
#HOLD SPI hold (active low)
|
|
#WP SPI write-protect (active low)
|
|
NC Not Connected (or no pin)
|
|
======== =====================================
|