mirror of
https://review.coreboot.org/flashrom.git
synced 2025-04-27 15:12:36 +02:00
8a3c60cdd0
All programmer access function prototypes except init have been made static and moved to the respective file. A few internal functions in flash chip drivers had chipaddr parameters which are no longer needed. The lines touched by flashctx changes have been adjusted to 80 columns except in header files. Corresponding to flashrom svn r1474. Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Acked-by: Michael Karcher <flashrom@mkarcher.dialup.fu-berlin.de>
102 lines
3.0 KiB
C
102 lines
3.0 KiB
C
/*
|
|
* This file is part of the flashrom project.
|
|
*
|
|
* Copyright (C) 2009 Joerg Fischer <turboj@web.de>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
*/
|
|
|
|
#include <stdlib.h>
|
|
#include "flash.h"
|
|
#include "programmer.h"
|
|
|
|
#define PCI_VENDOR_ID_DRKAISER 0x1803
|
|
|
|
#define PCI_MAGIC_DRKAISER_ADDR 0x50
|
|
#define PCI_MAGIC_DRKAISER_VALUE 0xa971
|
|
|
|
#define DRKAISER_MEMMAP_SIZE (1024 * 128)
|
|
|
|
/* Mask to restrict flash accesses to the 128kB memory window. */
|
|
#define DRKAISER_MEMMAP_MASK ((1 << 17) - 1)
|
|
|
|
const struct pcidev_status drkaiser_pcidev[] = {
|
|
{0x1803, 0x5057, OK, "Dr. Kaiser", "PC-Waechter (Actel FPGA)"},
|
|
{},
|
|
};
|
|
|
|
static uint8_t *drkaiser_bar;
|
|
|
|
static void drkaiser_chip_writeb(const struct flashctx *flash, uint8_t val,
|
|
chipaddr addr);
|
|
static uint8_t drkaiser_chip_readb(const struct flashctx *flash,
|
|
const chipaddr addr);
|
|
static const struct par_programmer par_programmer_drkaiser = {
|
|
.chip_readb = drkaiser_chip_readb,
|
|
.chip_readw = fallback_chip_readw,
|
|
.chip_readl = fallback_chip_readl,
|
|
.chip_readn = fallback_chip_readn,
|
|
.chip_writeb = drkaiser_chip_writeb,
|
|
.chip_writew = fallback_chip_writew,
|
|
.chip_writel = fallback_chip_writel,
|
|
.chip_writen = fallback_chip_writen,
|
|
};
|
|
|
|
static int drkaiser_shutdown(void *data)
|
|
{
|
|
physunmap(drkaiser_bar, DRKAISER_MEMMAP_SIZE);
|
|
/* Flash write is disabled automatically by PCI restore. */
|
|
pci_cleanup(pacc);
|
|
release_io_perms();
|
|
return 0;
|
|
};
|
|
|
|
int drkaiser_init(void)
|
|
{
|
|
uint32_t addr;
|
|
|
|
get_io_perms();
|
|
|
|
addr = pcidev_init(PCI_BASE_ADDRESS_2, drkaiser_pcidev);
|
|
|
|
/* Write magic register to enable flash write. */
|
|
rpci_write_word(pcidev_dev, PCI_MAGIC_DRKAISER_ADDR,
|
|
PCI_MAGIC_DRKAISER_VALUE);
|
|
|
|
/* Map 128kB flash memory window. */
|
|
drkaiser_bar = physmap("Dr. Kaiser PC-Waechter flash memory",
|
|
addr, DRKAISER_MEMMAP_SIZE);
|
|
|
|
if (register_shutdown(drkaiser_shutdown, NULL))
|
|
return 1;
|
|
|
|
max_rom_decode.parallel = 128 * 1024;
|
|
register_par_programmer(&par_programmer_drkaiser, BUS_PARALLEL);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void drkaiser_chip_writeb(const struct flashctx *flash, uint8_t val,
|
|
chipaddr addr)
|
|
{
|
|
pci_mmio_writeb(val, drkaiser_bar + (addr & DRKAISER_MEMMAP_MASK));
|
|
}
|
|
|
|
static uint8_t drkaiser_chip_readb(const struct flashctx *flash,
|
|
const chipaddr addr)
|
|
{
|
|
return pci_mmio_readb(drkaiser_bar + (addr & DRKAISER_MEMMAP_MASK));
|
|
}
|