mirror of
https://review.coreboot.org/flashrom.git
synced 2025-04-27 07:02:34 +02:00

Remove the array spi_programmer, replace it by dynamic registration instead. Also initially start with no busses supported, and switch to the default non-SPI only for the internal programmer. Also this patch changes the initialization for the buses_supported variable from "everything-except-SPI" to "nothing". All programmers have to set the bus type on their own, and this enables register_spi_programmer to just add the SPI both for on-board SPI interfaces (where the internal programmer already detected the other bus types), as well as for external programmers (where we have the default "none"). Corresponding to flashrom svn r1299. Signed-off-by: Michael Karcher <flashrom@mkarcher.dialup.fu-berlin.de> Acked-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net>
199 lines
5.8 KiB
C
199 lines
5.8 KiB
C
/*
|
|
* This file is part of the flashrom project.
|
|
*
|
|
* Copyright (C) 2007, 2008, 2009 Carl-Daniel Hailfinger
|
|
* Copyright (C) 2008 coresystems GmbH
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
*/
|
|
|
|
/*
|
|
* Contains the generic SPI framework
|
|
*/
|
|
|
|
#include <strings.h>
|
|
#include <string.h>
|
|
#include "flash.h"
|
|
#include "flashchips.h"
|
|
#include "chipdrivers.h"
|
|
#include "programmer.h"
|
|
#include "spi.h"
|
|
|
|
const struct spi_programmer spi_programmer_none = {
|
|
.type = SPI_CONTROLLER_NONE,
|
|
.max_data_read = MAX_DATA_UNSPECIFIED,
|
|
.max_data_write = MAX_DATA_UNSPECIFIED,
|
|
.command = NULL,
|
|
.multicommand = NULL,
|
|
.read = NULL,
|
|
.write_256 = NULL,
|
|
};
|
|
|
|
const struct spi_programmer *spi_programmer = &spi_programmer_none;
|
|
|
|
int spi_send_command(unsigned int writecnt, unsigned int readcnt,
|
|
const unsigned char *writearr, unsigned char *readarr)
|
|
{
|
|
if (!spi_programmer->command) {
|
|
msg_perr("%s called, but SPI is unsupported on this "
|
|
"hardware. Please report a bug at "
|
|
"flashrom@flashrom.org\n", __func__);
|
|
return 1;
|
|
}
|
|
|
|
return spi_programmer->command(writecnt, readcnt,
|
|
writearr, readarr);
|
|
}
|
|
|
|
int spi_send_multicommand(struct spi_command *cmds)
|
|
{
|
|
if (!spi_programmer->multicommand) {
|
|
msg_perr("%s called, but SPI is unsupported on this "
|
|
"hardware. Please report a bug at "
|
|
"flashrom@flashrom.org\n", __func__);
|
|
return 1;
|
|
}
|
|
|
|
return spi_programmer->multicommand(cmds);
|
|
}
|
|
|
|
int default_spi_send_command(unsigned int writecnt, unsigned int readcnt,
|
|
const unsigned char *writearr, unsigned char *readarr)
|
|
{
|
|
struct spi_command cmd[] = {
|
|
{
|
|
.writecnt = writecnt,
|
|
.readcnt = readcnt,
|
|
.writearr = writearr,
|
|
.readarr = readarr,
|
|
}, {
|
|
.writecnt = 0,
|
|
.writearr = NULL,
|
|
.readcnt = 0,
|
|
.readarr = NULL,
|
|
}};
|
|
|
|
return spi_send_multicommand(cmd);
|
|
}
|
|
|
|
int default_spi_send_multicommand(struct spi_command *cmds)
|
|
{
|
|
int result = 0;
|
|
for (; (cmds->writecnt || cmds->readcnt) && !result; cmds++) {
|
|
result = spi_send_command(cmds->writecnt, cmds->readcnt,
|
|
cmds->writearr, cmds->readarr);
|
|
}
|
|
return result;
|
|
}
|
|
|
|
int default_spi_read(struct flashchip *flash, uint8_t *buf, int start, int len)
|
|
{
|
|
int max_data = spi_programmer->max_data_read;
|
|
if (max_data == MAX_DATA_UNSPECIFIED) {
|
|
msg_perr("%s called, but SPI read chunk size not defined "
|
|
"on this hardware. Please report a bug at "
|
|
"flashrom@flashrom.org\n", __func__);
|
|
return 1;
|
|
}
|
|
return spi_read_chunked(flash, buf, start, len, max_data);
|
|
}
|
|
|
|
int default_spi_write_256(struct flashchip *flash, uint8_t *buf, int start, int len)
|
|
{
|
|
int max_data = spi_programmer->max_data_write;
|
|
if (max_data == MAX_DATA_UNSPECIFIED) {
|
|
msg_perr("%s called, but SPI write chunk size not defined "
|
|
"on this hardware. Please report a bug at "
|
|
"flashrom@flashrom.org\n", __func__);
|
|
return 1;
|
|
}
|
|
return spi_write_chunked(flash, buf, start, len, max_data);
|
|
}
|
|
|
|
int spi_chip_read(struct flashchip *flash, uint8_t *buf, int start, int len)
|
|
{
|
|
int addrbase = 0;
|
|
if (!spi_programmer->read) {
|
|
msg_perr("%s called, but SPI read is unsupported on this "
|
|
"hardware. Please report a bug at "
|
|
"flashrom@flashrom.org\n", __func__);
|
|
return 1;
|
|
}
|
|
|
|
/* Check if the chip fits between lowest valid and highest possible
|
|
* address. Highest possible address with the current SPI implementation
|
|
* means 0xffffff, the highest unsigned 24bit number.
|
|
*/
|
|
addrbase = spi_get_valid_read_addr();
|
|
if (addrbase + flash->total_size * 1024 > (1 << 24)) {
|
|
msg_perr("Flash chip size exceeds the allowed access window. ");
|
|
msg_perr("Read will probably fail.\n");
|
|
/* Try to get the best alignment subject to constraints. */
|
|
addrbase = (1 << 24) - flash->total_size * 1024;
|
|
}
|
|
/* Check if alignment is native (at least the largest power of two which
|
|
* is a factor of the mapped size of the chip).
|
|
*/
|
|
if (ffs(flash->total_size * 1024) > (ffs(addrbase) ? : 33)) {
|
|
msg_perr("Flash chip is not aligned natively in the allowed "
|
|
"access window.\n");
|
|
msg_perr("Read will probably return garbage.\n");
|
|
}
|
|
return spi_programmer->read(flash, buf, addrbase + start, len);
|
|
}
|
|
|
|
/*
|
|
* Program chip using page (256 bytes) programming.
|
|
* Some SPI masters can't do this, they use single byte programming instead.
|
|
* The redirect to single byte programming is achieved by setting
|
|
* .write_256 = spi_chip_write_1
|
|
*/
|
|
/* real chunksize is up to 256, logical chunksize is 256 */
|
|
int spi_chip_write_256(struct flashchip *flash, uint8_t *buf, int start, int len)
|
|
{
|
|
if (!spi_programmer->write_256) {
|
|
msg_perr("%s called, but SPI page write is unsupported on this "
|
|
"hardware. Please report a bug at "
|
|
"flashrom@flashrom.org\n", __func__);
|
|
return 1;
|
|
}
|
|
|
|
return spi_programmer->write_256(flash, buf, start, len);
|
|
}
|
|
|
|
/*
|
|
* Get the lowest allowed address for read accesses. This often happens to
|
|
* be the lowest allowed address for all commands which take an address.
|
|
* This is a programmer limitation.
|
|
*/
|
|
uint32_t spi_get_valid_read_addr(void)
|
|
{
|
|
switch (spi_programmer->type) {
|
|
#if CONFIG_INTERNAL == 1
|
|
#if defined(__i386__) || defined(__x86_64__)
|
|
case SPI_CONTROLLER_ICH7:
|
|
/* Return BBAR for ICH chipsets. */
|
|
return ichspi_bbar;
|
|
#endif
|
|
#endif
|
|
default:
|
|
return 0;
|
|
}
|
|
}
|
|
|
|
void register_spi_programmer(const struct spi_programmer *pgm)
|
|
{
|
|
spi_programmer = pgm;
|
|
buses_supported |= CHIP_BUSTYPE_SPI;
|
|
} |