mirror of
https://review.coreboot.org/flashrom.git
synced 2025-11-14 03:30:41 +01:00
474086f8ff
Change-Id: I990bae6be548d117d12a69b3d5cda1c93abb238d Signed-off-by: Anastasia Klimchuk <aklm@flashrom.org> Reviewed-on: https://review.coreboot.org/c/flashrom/+/89938 Reviewed-by: Antonio Vázquez Blanco <antoniovazquezblanco@gmail.com> Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
71 lines
1.7 KiB
C
71 lines
1.7 KiB
C
/*
|
|
* This file is part of the flashrom project.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0-or-later
|
|
* SPDX-FileCopyrightText: 2009 Carl-Daniel Hailfinger
|
|
*/
|
|
|
|
#include "programmer.h"
|
|
#include "hwaccess_physmap.h"
|
|
|
|
static void internal_chip_writeb(const struct flashctx *flash, uint8_t val,
|
|
chipaddr addr)
|
|
{
|
|
mmio_writeb(val, (void *) addr);
|
|
}
|
|
|
|
static void internal_chip_writew(const struct flashctx *flash, uint16_t val,
|
|
chipaddr addr)
|
|
{
|
|
mmio_writew(val, (void *) addr);
|
|
}
|
|
|
|
static void internal_chip_writel(const struct flashctx *flash, uint32_t val,
|
|
chipaddr addr)
|
|
{
|
|
mmio_writel(val, (void *) addr);
|
|
}
|
|
|
|
static uint8_t internal_chip_readb(const struct flashctx *flash,
|
|
const chipaddr addr)
|
|
{
|
|
return mmio_readb((void *) addr);
|
|
}
|
|
|
|
static uint16_t internal_chip_readw(const struct flashctx *flash,
|
|
const chipaddr addr)
|
|
{
|
|
return mmio_readw((void *) addr);
|
|
}
|
|
|
|
static uint32_t internal_chip_readl(const struct flashctx *flash,
|
|
const chipaddr addr)
|
|
{
|
|
return mmio_readl((void *) addr);
|
|
}
|
|
|
|
static void internal_chip_readn(const struct flashctx *flash, uint8_t *buf,
|
|
const chipaddr addr, size_t len)
|
|
{
|
|
mmio_readn((void *)addr, buf, len);
|
|
return;
|
|
}
|
|
|
|
static const struct par_master par_master_internal = {
|
|
.map_flash_region = physmap,
|
|
.unmap_flash_region = physunmap,
|
|
.chip_readb = internal_chip_readb,
|
|
.chip_readw = internal_chip_readw,
|
|
.chip_readl = internal_chip_readl,
|
|
.chip_readn = internal_chip_readn,
|
|
.chip_writeb = internal_chip_writeb,
|
|
.chip_writew = internal_chip_writew,
|
|
.chip_writel = internal_chip_writel,
|
|
};
|
|
|
|
void internal_par_init(enum chipbustype buses)
|
|
{
|
|
if (buses & BUS_NONSPI)
|
|
register_par_master(&par_master_internal, internal_buses_supported, NULL);
|
|
}
|