mirror of
https://review.coreboot.org/flashrom.git
synced 2025-04-27 07:02:34 +02:00

- x86/x86_64 (little endian) - PowerPC (big endian) - MIPS (big+little endian) No changes to programmer specific code. This means any drivers with MMIO access will _not_ suddenly start working on big endian systems, but with this patch everything is in place to fix them. Compilation should work on all architectures listed above for all drivers except nic3com and nicrealtek which require PCI Port IO which is x86-only for now. To compile without nic3com and nicrealtek, run make distclean make CONFIG_NIC3COM=no CONFIG_NICREALTEK=no Thanks to Misha Manulis for testing early versions of this patch on PowerPC (big endian) with the satasii programmer. Thanks to Segher Boessenkool for design review and for helping out with compiler tricks and pointing out that we need eieio on PowerPC. Thanks to Vladimir Serbinenko for compile testing on MIPS (little endian) and PowerPC (big endian) and for runtime testing on MIPS (little endian). Thanks to David Daney for compile testing on MIPS (big endian). Thanks to Uwe Hermann for compile and runtime testing on x86_64. DO NOT RUN flashrom ON NON-X86 AFTER APPLYING THIS PATCH! This patch only provides the infrastructure, but does not convert any drivers, so flashrom will compile, but it won't do the right thing on non-x86 platforms. Corresponding to flashrom svn r1013. Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Acked-by: Misha Manulis <misha@manulis.com> Acked-by: Vladimir 'phcoder/φ-coder' Serbinenko <phcoder@gmail.com> Acked-by: Uwe Hermann <uwe@hermann-uwe.de> Acked-by: Segher Boessenkool <segher@kernel.crashing.org>
269 lines
6.7 KiB
C
269 lines
6.7 KiB
C
/*
|
|
* This file is part of the flashrom project.
|
|
*
|
|
* Copyright (C) 2009 Carl-Daniel Hailfinger
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
*/
|
|
|
|
#include <stdint.h>
|
|
#include <string.h>
|
|
#include <stdlib.h>
|
|
#include <fcntl.h>
|
|
#include <sys/types.h>
|
|
#include <sys/stat.h>
|
|
#include <errno.h>
|
|
#include "flash.h"
|
|
|
|
#if NEED_PCI == 1
|
|
struct pci_dev *pci_dev_find_filter(struct pci_filter filter)
|
|
{
|
|
struct pci_dev *temp;
|
|
|
|
for (temp = pacc->devices; temp; temp = temp->next)
|
|
if (pci_filter_match(&filter, temp))
|
|
return temp;
|
|
|
|
return NULL;
|
|
}
|
|
|
|
struct pci_dev *pci_dev_find_vendorclass(uint16_t vendor, uint16_t class)
|
|
{
|
|
struct pci_dev *temp;
|
|
struct pci_filter filter;
|
|
uint16_t tmp2;
|
|
|
|
pci_filter_init(NULL, &filter);
|
|
filter.vendor = vendor;
|
|
|
|
for (temp = pacc->devices; temp; temp = temp->next)
|
|
if (pci_filter_match(&filter, temp)) {
|
|
/* Read PCI class */
|
|
tmp2 = pci_read_word(temp, 0x0a);
|
|
if (tmp2 == class)
|
|
return temp;
|
|
}
|
|
|
|
return NULL;
|
|
}
|
|
|
|
struct pci_dev *pci_dev_find(uint16_t vendor, uint16_t device)
|
|
{
|
|
struct pci_dev *temp;
|
|
struct pci_filter filter;
|
|
|
|
pci_filter_init(NULL, &filter);
|
|
filter.vendor = vendor;
|
|
filter.device = device;
|
|
|
|
for (temp = pacc->devices; temp; temp = temp->next)
|
|
if (pci_filter_match(&filter, temp))
|
|
return temp;
|
|
|
|
return NULL;
|
|
}
|
|
|
|
struct pci_dev *pci_card_find(uint16_t vendor, uint16_t device,
|
|
uint16_t card_vendor, uint16_t card_device)
|
|
{
|
|
struct pci_dev *temp;
|
|
struct pci_filter filter;
|
|
|
|
pci_filter_init(NULL, &filter);
|
|
filter.vendor = vendor;
|
|
filter.device = device;
|
|
|
|
for (temp = pacc->devices; temp; temp = temp->next)
|
|
if (pci_filter_match(&filter, temp)) {
|
|
if ((card_vendor ==
|
|
pci_read_word(temp, PCI_SUBSYSTEM_VENDOR_ID))
|
|
&& (card_device ==
|
|
pci_read_word(temp, PCI_SUBSYSTEM_ID)))
|
|
return temp;
|
|
}
|
|
|
|
return NULL;
|
|
}
|
|
#endif
|
|
|
|
#if INTERNAL_SUPPORT == 1
|
|
int force_boardenable = 0;
|
|
int force_boardmismatch = 0;
|
|
|
|
#if defined(__i386__) || defined(__x86_64__)
|
|
struct superio superio = {};
|
|
|
|
void probe_superio(void)
|
|
{
|
|
superio = probe_superio_ite();
|
|
#if 0
|
|
/* Winbond Super I/O code is not yet available. */
|
|
if (superio.vendor == SUPERIO_VENDOR_NONE)
|
|
superio = probe_superio_winbond();
|
|
#endif
|
|
}
|
|
#endif
|
|
|
|
int is_laptop = 0;
|
|
|
|
int internal_init(void)
|
|
{
|
|
int ret = 0;
|
|
int force_laptop = 0;
|
|
char *arg;
|
|
|
|
arg = extract_param(&programmer_param, "boardenable=", ",:");
|
|
if (arg && !strcmp(arg,"force")) {
|
|
force_boardenable = 1;
|
|
} else if (arg && !strlen(arg)) {
|
|
msg_perr("Missing argument for boardenable.\n");
|
|
} else if (arg) {
|
|
msg_perr("Unknown argument for boardenable: %s\n", arg);
|
|
exit(1);
|
|
}
|
|
free(arg);
|
|
|
|
arg = extract_param(&programmer_param, "boardmismatch=", ",:");
|
|
if (arg && !strcmp(arg,"force")) {
|
|
force_boardmismatch = 1;
|
|
} else if (arg && !strlen(arg)) {
|
|
msg_perr("Missing argument for boardmismatch.\n");
|
|
} else if (arg) {
|
|
msg_perr("Unknown argument for boardmismatch: %s\n", arg);
|
|
exit(1);
|
|
}
|
|
free(arg);
|
|
|
|
arg = extract_param(&programmer_param, "laptop=", ",:");
|
|
if (arg && !strcmp(arg,"force_I_want_a_brick")) {
|
|
force_laptop = 1;
|
|
} else if (arg && !strlen(arg)) {
|
|
msg_perr("Missing argument for laptop.\n");
|
|
} else if (arg) {
|
|
msg_perr("Unknown argument for laptop: %s\n", arg);
|
|
exit(1);
|
|
}
|
|
free(arg);
|
|
|
|
get_io_perms();
|
|
|
|
/* Initialize PCI access for flash enables */
|
|
pacc = pci_alloc(); /* Get the pci_access structure */
|
|
/* Set all options you want -- here we stick with the defaults */
|
|
pci_init(pacc); /* Initialize the PCI library */
|
|
pci_scan_bus(pacc); /* We want to get the list of devices */
|
|
|
|
/* We look at the lbtable first to see if we need a
|
|
* mainboard specific flash enable sequence.
|
|
*/
|
|
coreboot_init();
|
|
|
|
#if defined(__i386__) || defined(__x86_64__)
|
|
dmi_init();
|
|
|
|
/* Probe for the Super I/O chip and fill global struct superio. */
|
|
probe_superio();
|
|
#endif
|
|
|
|
/* Warn if a laptop is detected. */
|
|
if (is_laptop) {
|
|
msg_perr("========================================================================\n"
|
|
"WARNING! You seem to be running flashrom on a laptop.\n"
|
|
"Laptops, notebooks and netbooks are difficult to support and we recommend\n"
|
|
"to use the vendor flashing utility. The embedded controller (EC) in these\n"
|
|
"machines often interacts badly with flashing.\n"
|
|
"See http://www.flashrom.org/Laptops for details.\n\n"
|
|
"If flash is shared with the EC, erase is guaranteed to brick your laptop\n"
|
|
"and write may brick your laptop.\n"
|
|
"Read and probe may irritate your EC and cause fan failure, backlight\n"
|
|
"failure and sudden poweroff.\n"
|
|
"You have been warned.\n"
|
|
"========================================================================\n");
|
|
if (force_laptop) {
|
|
msg_perr("Proceeding anyway because user specified "
|
|
"laptop=force_I_want_a_brick\n");
|
|
} else {
|
|
msg_perr("Aborting.\n");
|
|
exit(1);
|
|
}
|
|
}
|
|
|
|
/* try to enable it. Failure IS an option, since not all motherboards
|
|
* really need this to be done, etc., etc.
|
|
*/
|
|
ret = chipset_flash_enable();
|
|
if (ret == -2) {
|
|
msg_perr("WARNING: No chipset found. Flash detection "
|
|
"will most likely fail.\n");
|
|
}
|
|
|
|
#if defined(__i386__) || defined(__x86_64__)
|
|
/* Probe for IT87* LPC->SPI translation unconditionally. */
|
|
it87xx_probe_spi_flash(NULL);
|
|
#endif
|
|
|
|
board_flash_enable(lb_vendor, lb_part);
|
|
|
|
/* Even if chipset init returns an error code, we don't want to abort.
|
|
* The error code might have been a warning only.
|
|
* Besides that, we don't check the board enable return code either.
|
|
*/
|
|
return 0;
|
|
}
|
|
|
|
int internal_shutdown(void)
|
|
{
|
|
release_io_perms();
|
|
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
void internal_chip_writeb(uint8_t val, chipaddr addr)
|
|
{
|
|
mmio_writeb(val, (void *) addr);
|
|
}
|
|
|
|
void internal_chip_writew(uint16_t val, chipaddr addr)
|
|
{
|
|
mmio_writew(val, (void *) addr);
|
|
}
|
|
|
|
void internal_chip_writel(uint32_t val, chipaddr addr)
|
|
{
|
|
mmio_writel(val, (void *) addr);
|
|
}
|
|
|
|
uint8_t internal_chip_readb(const chipaddr addr)
|
|
{
|
|
return mmio_readb((void *) addr);
|
|
}
|
|
|
|
uint16_t internal_chip_readw(const chipaddr addr)
|
|
{
|
|
return mmio_readw((void *) addr);
|
|
}
|
|
|
|
uint32_t internal_chip_readl(const chipaddr addr)
|
|
{
|
|
return mmio_readl((void *) addr);
|
|
}
|
|
|
|
void internal_chip_readn(uint8_t *buf, const chipaddr addr, size_t len)
|
|
{
|
|
memcpy(buf, (void *)addr, len);
|
|
return;
|
|
}
|