mirror of
https://review.coreboot.org/flashrom.git
synced 2025-04-27 07:02:34 +02:00
cceafa2ad0
- x86/x86_64 (little endian) - PowerPC (big endian) - MIPS (big+little endian) No changes to programmer specific code. This means any drivers with MMIO access will _not_ suddenly start working on big endian systems, but with this patch everything is in place to fix them. Compilation should work on all architectures listed above for all drivers except nic3com and nicrealtek which require PCI Port IO which is x86-only for now. To compile without nic3com and nicrealtek, run make distclean make CONFIG_NIC3COM=no CONFIG_NICREALTEK=no Thanks to Misha Manulis for testing early versions of this patch on PowerPC (big endian) with the satasii programmer. Thanks to Segher Boessenkool for design review and for helping out with compiler tricks and pointing out that we need eieio on PowerPC. Thanks to Vladimir Serbinenko for compile testing on MIPS (little endian) and PowerPC (big endian) and for runtime testing on MIPS (little endian). Thanks to David Daney for compile testing on MIPS (big endian). Thanks to Uwe Hermann for compile and runtime testing on x86_64. DO NOT RUN flashrom ON NON-X86 AFTER APPLYING THIS PATCH! This patch only provides the infrastructure, but does not convert any drivers, so flashrom will compile, but it won't do the right thing on non-x86 platforms. Corresponding to flashrom svn r1013. Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Acked-by: Misha Manulis <misha@manulis.com> Acked-by: Vladimir 'phcoder/φ-coder' Serbinenko <phcoder@gmail.com> Acked-by: Uwe Hermann <uwe@hermann-uwe.de> Acked-by: Segher Boessenkool <segher@kernel.crashing.org>
102 lines
2.5 KiB
C
102 lines
2.5 KiB
C
/*
|
|
* This file is part of the flashrom project.
|
|
*
|
|
* Copyright (C) 2009 Joerg Fischer <turboj@gmx.de>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
*/
|
|
|
|
#if defined(__i386__) || defined(__x86_64__)
|
|
|
|
#include <stdlib.h>
|
|
#include <string.h>
|
|
#include <sys/types.h>
|
|
#include "flash.h"
|
|
|
|
#define PCI_VENDOR_ID_REALTEK 0x10ec
|
|
#define PCI_VENDOR_ID_SMC1211 0x1113
|
|
|
|
#define BIOS_ROM_ADDR 0xD4
|
|
#define BIOS_ROM_DATA 0xD7
|
|
|
|
struct pcidev_status nics_realtek[] = {
|
|
{0x10ec, 0x8139, OK, "Realtek", "RTL8139/8139C/8139C+"},
|
|
{},
|
|
};
|
|
|
|
struct pcidev_status nics_realteksmc1211[] = {
|
|
{0x1113, 0x1211, OK, "SMC2", "1211TX"}, /* RTL8139 clone */
|
|
{},
|
|
};
|
|
|
|
int nicrealtek_init(void)
|
|
{
|
|
get_io_perms();
|
|
|
|
io_base_addr = pcidev_init(PCI_VENDOR_ID_REALTEK, PCI_BASE_ADDRESS_0,
|
|
nics_realtek, programmer_param);
|
|
|
|
buses_supported = CHIP_BUSTYPE_PARALLEL;
|
|
|
|
return 0;
|
|
}
|
|
|
|
int nicsmc1211_init(void)
|
|
{
|
|
get_io_perms();
|
|
|
|
io_base_addr = pcidev_init(PCI_VENDOR_ID_SMC1211, PCI_BASE_ADDRESS_0,
|
|
nics_realteksmc1211, programmer_param);
|
|
|
|
buses_supported = CHIP_BUSTYPE_PARALLEL;
|
|
|
|
return 0;
|
|
}
|
|
|
|
int nicrealtek_shutdown(void)
|
|
{
|
|
free(programmer_param);
|
|
pci_cleanup(pacc);
|
|
release_io_perms();
|
|
return 0;
|
|
}
|
|
|
|
void nicrealtek_chip_writeb(uint8_t val, chipaddr addr)
|
|
{
|
|
OUTL(((uint32_t)addr & 0x01FFFF) | 0x0A0000 | (val << 24),
|
|
io_base_addr + BIOS_ROM_ADDR);
|
|
OUTL(((uint32_t)addr & 0x01FFFF) | 0x1E0000 | (val << 24),
|
|
io_base_addr + BIOS_ROM_ADDR);
|
|
}
|
|
|
|
uint8_t nicrealtek_chip_readb(const chipaddr addr)
|
|
{
|
|
uint8_t val;
|
|
|
|
val = INB(io_base_addr + BIOS_ROM_DATA);
|
|
OUTL(((uint32_t)addr & 0x01FFFF) | 0x060000 | (val << 24),
|
|
io_base_addr + BIOS_ROM_ADDR);
|
|
|
|
val = INB(io_base_addr + BIOS_ROM_DATA);
|
|
OUTL(((uint32_t)addr & 0x01FFFF) | 0x1E0000 | (val << 24),
|
|
io_base_addr + BIOS_ROM_ADDR);
|
|
|
|
return val;
|
|
}
|
|
|
|
#else
|
|
#error PCI port I/O access is not supported on this architecture yet.
|
|
#endif
|