mirror of
https://github.com/google/cpu_features.git
synced 2025-04-27 23:22:31 +02:00
parent
db9ad9fc2c
commit
8eb944f55d
@ -141,6 +141,7 @@ typedef enum {
|
||||
INTEL_KBL, // KABY LAKE
|
||||
INTEL_CFL, // COFFEE LAKE
|
||||
INTEL_WHL, // WHISKEY LAKE
|
||||
INTEL_CML, // COMET LAKE
|
||||
INTEL_CNL, // CANNON LAKE
|
||||
INTEL_ICL, // ICE LAKE
|
||||
INTEL_TGL, // TIGER LAKE
|
||||
|
@ -532,6 +532,8 @@ X86Microarchitecture GetX86Microarchitecture(const X86Info* info) {
|
||||
return INTEL_CFL; // https://en.wikipedia.org/wiki/Coffee_Lake
|
||||
case 11:
|
||||
return INTEL_WHL; // https://en.wikipedia.org/wiki/Whiskey_Lake_(microarchitecture)
|
||||
case 12:
|
||||
return INTEL_CML; // https://en.wikichip.org/wiki/intel/microarchitectures/comet_lake
|
||||
default:
|
||||
return X86_UNKNOWN;
|
||||
}
|
||||
@ -547,6 +549,9 @@ X86Microarchitecture GetX86Microarchitecture(const X86Info* info) {
|
||||
case CPUID(0x06, 0x9A):
|
||||
// https://en.wikichip.org/wiki/intel/microarchitectures/alder_lake
|
||||
return INTEL_ADL;
|
||||
case CPUID(0x06, 0xA5):
|
||||
// https://en.wikichip.org/wiki/intel/microarchitectures/comet_lake
|
||||
return INTEL_CML;
|
||||
case CPUID(0x06, 0xA7):
|
||||
// https://en.wikichip.org/wiki/intel/microarchitectures/rocket_lake
|
||||
return INTEL_RCL;
|
||||
@ -1779,6 +1784,7 @@ CacheInfo GetX86CacheInfo(void) {
|
||||
LINE(INTEL_KBL) \
|
||||
LINE(INTEL_CFL) \
|
||||
LINE(INTEL_WHL) \
|
||||
LINE(INTEL_CML) \
|
||||
LINE(INTEL_CNL) \
|
||||
LINE(INTEL_ICL) \
|
||||
LINE(INTEL_TGL) \
|
||||
|
Loading…
x
Reference in New Issue
Block a user