1
0
mirror of https://review.coreboot.org/flashrom.git synced 2025-04-27 23:22:37 +02:00

Following patch fixes VIA SPI (VT8237S)

It needs to have opcodes initialized same way as ICH7.

Corresponding to flashrom svn r413 and coreboot v2 svn r3926.

Signed-off-by: Rudolf Marek <r.marek@assembler.cz>
Acked-by: Peter Stuge <peter@stuge.se>
This commit is contained in:
Rudolf Marek 2009-02-01 18:40:50 +00:00
parent 7314cc3de0
commit 0c2029f862

View File

@ -221,6 +221,7 @@ static int enable_flash_vt8237s_spi(struct pci_dev *dev, const char *name)
*(uint16_t *) (spibar + 0x6c));
flashbus = BUS_TYPE_VIA_SPI;
ich_init_opcodes();
return 0;
}