mirror of
https://review.coreboot.org/flashrom.git
synced 2025-05-02 17:33:39 +02:00
Update notes for submitted changes
* ichspi.c: Check SPI Cycle In-Progress prior start HW Seq
This commit is contained in:
parent
17506e2220
commit
248597e810
7
4b/ee25671e1ed174ec7cde1a94d0b174fb8b51c4
Normal file
7
4b/ee25671e1ed174ec7cde1a94d0b174fb8b51c4
Normal file
@ -0,0 +1,7 @@
|
||||
Verified+1: build bot (Jenkins) <no-reply@coreboot.org>
|
||||
Code-Review+2: Edward O'Callaghan <quasisec@chromium.org>
|
||||
Submitted-by: Edward O'Callaghan <quasisec@chromium.org>
|
||||
Submitted-at: Wed, 09 Mar 2022 09:02:05 +0000
|
||||
Reviewed-on: https://review.coreboot.org/c/flashrom/+/61854
|
||||
Project: flashrom
|
||||
Branch: refs/heads/master
|
Loading…
x
Reference in New Issue
Block a user